Alternate ACM SIG Proceedings Paper in LaTeX Format*

[Extended Abstract]

Po-Cheng Pan [‡]
Institute of Electronics and SoC Center
National Chiao Tung University
Hsinchu, Taiwan
pocheng.pan@g2.nctu.edu.tw

ABSTRACT

This is the abastract section

1. THE FIRST SECTION

Content in first section [1]

2. FLOW OF OUR FRAMEWORK

In order to provide fast prototyping for layout migration, this software extracted the reference layout with placement and routing respectively. The migrated layout is generated according to the extracted information. and then it dumps into real design after physical verification for performance simulation. Fig. 1 shows the overall flow diagram of our methodology. The flow is mainly separated into three stages:

- 1. Extraction and Preservation: A layout extraction and preservation technique [1] can not only be applied to generalized layout, but also hierarchical design.
- 2. **Prototyping**: The preserved topology of original layout can be generated into multiple layout candidates with placement and routing.
- 3. Wire optimization: A detailed routing refinement is applied automatically to route the unrouted nets for final verification and simulation.

In the end, a set of layouts with refinement is obtained, which provides designers a quick look of possible solutions

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

DAC '16 June 5–9, 2016, Auxtin, TX, USA © 2015 ACM. ISBN 978-1-4503-2138-9...\$15.00

DOI: 10.1145/1235

Prof. Hung-Ming Chen[§]
Institute of Electronics and SoC Center
National Chiao Tung University
Hsinchu, Taiwan
hmchen@mail.nctu.edu.tw




Figure 1: Overall flow of the proposed layout migration framework.

that can be used. The layout results are automatically dumped into industrial layouts for demonstration and simulation.

3. PROGRAM SETTING AND RESULTS

Our Software is developed with g++ 4.1.2 for methodology, Synopsys PyCell Studio TM 4.7.1 for layout realization and Qt 4.8.4 for GUI demonstration. We also display the layout with the reference one and the generated layout via Cadence $^{\circledR}$ Virtuoso $^{\circledR}$ 6.1.5. The migration of a variable-gain amplifier (VGA), a folded-cascode operational amplifier (OpAmp) and low dropout regulator (LDO) will be demonstrated step-by-step as applications to show the feasibility of our Software.

4. REFERENCES

 C.-Y. Chin, P.-C. Pan, H.-M. Cheng, T.-C. Chen, and J.-C. Lin. Efficient analog layout prototyping by layout reuse with routing preservation. In *International* Conference on Computer-Aided Design, pages 40–47, Nov 2013.

^{*(}Produces the permission block, and copyright information). For use with SIG-ALTERNATE.CLS. Supported by ACM.

[†]A full version of this paper is available as Author's $Guide\ to\ Preparing\ ACM\ SIG\ Proceedings\ Using\ PTEX2_{\epsilon}\ and\ Bib\ TeX$ at www.acm.org/eaddress.htm

[‡]note

[§]Professor

Table 1: Specification of experimental circuits: OpAmp and VGA

Circuit	OpAmp	VGA
technology	umc90nm	umc90nm
V_{dd}	1V	1.1V
Load Capacitance	200pF	1.5pF
Gain	$\geq 48.653dB$	$\geq 18.48dB$
Gain Bandwidth	$\geq 100MHz$	$\geq 5MHz$
Phase Margin	$\geq 45 deg$	$\geq 45 deg$
Area	$832.66 \ \mu m^2$	$10889.88 \ \mu m^2$