











ISO7821, ISO7821F SLLSEM2F-NOVEMBER 2014-REVISED MARCH 2016

ISO7821x High-Performance, 8000 V_{PK} Reinforced Dual Channel Digital Isolator

Features

- Signaling Rate: Up to 100 Mbps
- Wide Supply Range: 2.25 V to 5.5 V
- 2.25 V to 5.5 V Level Translation
- Wide Temperature Range: -55°C to 125°C
- Low Power Consumption, Typical 1.8 mA per Channel at 1 Mbps
- Low Propagation Delay: 11 ns Typical (5 V Supplies)
- Industry leading CMTI(Min): ±100 kV/μs
- Robust Electromagnetic Compatibility (EMC)
- System-Level ESD, EFT, and Surge Immunity
- Low Emissions
- Isolation Barrier Life: > 25 Years
- SOIC-16 Wide Body (DW) and Extra-Wide Body (DWW) Package Options
- Safety and Regulatory Approvals:
 - 8000 V_{PK} Reinforced Isolation per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
 - 5.7 kV_{RMS} Isolation for 1 minute per UL 1577
 - CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1 End Equipment Standards
 - CQC Certification per GB4943.1-2011
 - TUV Certification per EN 61010-1 and EN
 - All DW Package Certifications Complete; DWW Package Certifications Complete per UL, TUV and Planned for VDE, CSA, and CQC

Applications

- Industrial Automation
- Motor Control
- **Power Supplies**
- Solar Inverters
- Medical Equipment
- Hybrid Electric Vehicles

3 Description


The ISO7821 is a high-performance, dual-channel digital isolator with 8000 V_{PK} isolation voltage. This reinforced isolation certifications according to VDE, CSA, CQC, and TUV. The isolator provides high electromagnetic immunity and low emissions at low power consumption, while isolating CMOS or LVCMOS digital I/O's. Each isolation channel has a logic input and output buffer separated by silicon dioxide (SiO₂) insulation barrier. ISO7821 has one forward and one reverse-direction channel. If the input power or signal is lost, default output is 'high' for the ISO7821 and 'low' for the ISO7821F device. Used in conjunction with isolated power supplies, this device prevents noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. Through innovative chip design and layout techniques, electromagnetic compatibility of ISO7821 has been significantly enhanced to ease system-level ESD, EFT, Surge and Emissions compliance. ISO7821 is available in 16-pin SOIC wide-body (DW) and extra-wide body (DWW) packages. The DWW package option comes with enable pins which can be used to put the respective outputs in high impedance for multi-master driving applications and to reduce power consumption.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
1007024	SOIC, DW (16)	10.30 mm x 7.50 mm
ISO7821, ISO7821F	Extra wide SOIC, DWW (16)	10.30 mm × 14.0 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic



- V_{CCI} and GNDI are supply and ground connections respectively for the input
- (2) V_{CCO} and GNDO are supply and ground connections respectively for the output channels.



Table of Contents

1	Features 1		8.1 Overview	16
2	Applications 1		8.2 Functional Block Diagram	16
3	Description 1		8.3 Feature Description	17
4	Revision History2		8.4 Device Functional Modes	<mark>2</mark> 1
5	Pin Configuration and Functions5	9	Application and Implementation	23
6	Specifications6		9.1 Application Information	23
U	6.1 Absolute Maximum Ratings		9.2 Typical Application	23
	6.2 ESD Ratings	10	Power Supply Recommendations	25
	6.3 Recommended Operating Conditions	11	Layout	26
	6.4 Thermal Information		11.1 PCB Material	26
	6.5 Power Dissipation Characteristics		11.2 Layout Guidelines	26
	6.6 Electrical Characteristics, 5 V		11.3 Layout Example	26
	6.7 Electrical Characteristics, 3.3 V	12	Device and Documentation Support	27
	6.8 Electrical Characteristics, 2.5 V		12.1 Documentation Support	27
	6.9 Switching Characteristics, 5 V		12.2 Related Links	27
	6.10 Switching Characteristics, 3.3 V		12.3 Community Resources	27
	6.11 Switching Characteristics, 2.5 V		12.4 Trademarks	27
	6.12 Typical Characteristics		12.5 Electrostatic Discharge Caution	27
7	Parameter Measurement Information 14		12.6 Glossary	27
8	Detailed Description	13	Mechanical, Packaging, and Orderable Information	27

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision E (December 2015) to Revision F	Page
•	Changed the Safety and Regulatory Approvals list of Features	
•	Added Features "TUV Certification per EN 61010-1 and EN 60950-1"	′
•	Changed text in the first paragraph of the <i>Description</i> From: "certifications according to VDE, CSA, and CQC". To: "certifications according to VDE, CSA, CQC, and TUV."	
•	Added Note 1 to Table 2	18
•	Added TUV to the Regulatory Information section and Table 4. Deleted Note 1 in Table 4	19
•	Changed Figure 15	22

C	hanges from Revision D (July 2015) to Revision E	Page
•	Changed <i>Features</i> From: 8000 V _{PK} V _{IOTM} and 2121 V _{PK} V _{IORM} ReinforcedTo: 8000 V _{PK} Reinforced	
•	Added Features: DW Package Certifications Complete; DWW Certifications Planned	
•	Added text to the Description: and extra-wide body (DWW) packages	
•	Added package: Extra wide SOIC, DWW (16) to the Device Information table	
•	Added the DWW pinout image	5
•	Added the DWW package to the Thermal Information	7
•	Changed the MIN value of CMTI in <i>Electrical Characteristics</i> , 5 V table From: 70 To: 100 kV/µs, deleted the TYP value of 100 kV/µs	8
•	Added the DW package value to the Supply Current section of the <i>Electrical Characteristics</i> , 5 V	8
•	Added the DWW package value to the Supply Current section of the <i>Electrical Characteristics</i> , 5 V	8
•	Changed the MIN value of CMTI in <i>Electrical Characteristics</i> , 3.3 V table From: 70 To: 100 kV/µs, deleted the TYP value of 100 kV/µs	9
•	Added the DW package value to the Supply Current section of the <i>Electrical Characteristics</i> , 3.3 V	
•	Added the DWW package value to the Supply Current section of the <i>Electrical Characteristics</i> , 3.3 V	9

Submit Documentation Feedback

Copyright © 2014–2016, Texas Instruments Incorporated



•	Changed the MIN value of CMTI in <i>Electrical Characteristics</i> , 2.5 V table From: 70 To: 100 kV/µs, deleted the TYP value of 100 kV/µs	10
•	Added the DW package value to the Supply Current section of the <i>Electrical Characteristics</i> , 2.5 V	
•	Added the DWW package value to the Supply Current section of the <i>Electrical Characteristics</i> , 2.5 V	
•	Added t _{PHZ} , t _{PLZ} , t _{PZH} , and t _{PZL} to <i>Switching Characteristics</i> , 3.3 V	
•	Added t _{PHZ} , t _{PLZ} , t _{PZH} , and t _{PZL} to <i>Switching Characteristics</i> , 2.5 V	
•	Added Figure 8	
•	Added the DWW package to Table 1	
•	Changed C _{IO} typ value From: 2 To 1 pF in Table 1	
•	Added the DWW package to Table 2	
•	Changed Parameter information and added the DWW package information in Table 3	
•	Added the DWW package information to Table 4	
•	added DWW-16 package options to Table 5	
•	Changed Table 6	
•	Added text to the <i>Application Information</i> section: "isolation voltage per UL 1577."	
_		
Cł	nanges from Revision C (May 2015) to Revision D	Page
•	Added device ISO7821F to the datasheet	1
•	Changed the <i>Description</i> to include: "default output is 'high' for the ISO7821 device and 'low' for the ISO7821F device.	
•	Changed the Simplified Schematic	1
•	Changed t _{PLH} and t _{PHL} From: 5.5 V to 5 V in Figure 6	
•	Changed Figure 9	
•	Changed the Functional Block Diagram	
•	Changed Table 1 title From: IEC Insulation and Safety-Related Specifications for DW-16 Package To: Package Insulation and Safety-Related Specifications	
•	Changed Figure 13 , Added Figure 14	
_		
Cł	nanges from Revision B (April 2015) to Revision C	Page
•	Changed From: V _{CC1} and V _{CC2} To: V _{CCI} and V _{CCO} , GND1 and GND2 To: GNDI and GNDO and added Notes 1 and 2 in the <i>Simplified Schematic</i>	1
•	Changed the MIN value of CMTI in <i>Electrical Characteristics</i> , 5 V table From: 50 To: 70 kV/µs	8
•	Changed the MIN value of CMTI in <i>Electrical Characteristics</i> , 3.3 V table From: 50 To: 70 kV/µs	9
•	Changed the MIN value of CMTI in <i>Electrical Characteristics</i> , 2.5 V table From: 50 To: 70 kV/µs	10
•	Added sentence "If the EN pin is available and low then the output goes to high impedance." to the <i>Overview</i> section	16
•	Changed the Functional Block Diagram to include the EN pin on the Receiver side	
•	Changed the Installation classification of the Table 3 to include DW package information	
•	Changed "ISO782W functional modes" To: "ISO7821DW functional modes" in <i>Device Functional Modes</i>	
•	Changed Table 6 title From: "Functional Table" To: "ISO7821DW Function Table"	
•	Added the Device I/O Schematics section	
•	Changed device number ISO7821 To: ISO7821DW in Figure 17	24



Ci	hanges from Revision A (December 2014) to Revision B	Page
•	Changed the document title From: "Channel Digital Isolator" To: "Channel 1/1 Digital Isolator"	1
•	Added Features: 2.25 V to 5.5 V Level Translation	1
•	Changed the Safety and Regulatory Approvals list of Features	1
•	Changed text in the <i>Description</i> From: "This device is being reviewed for reinforced isolation certification by VDE and CSA. To: "This device has reinforced isolation certifications according to VDE, CSA, and CQC."	1
•	Added Note (3) to the Absolute Maximum Ratings ⁽¹⁾ table	6
•	Changed From: V _{CCX} To: V _{CCO} In I _{OH} and I _{OL} of the <i>Recommended Operating Conditions</i> table	6
•	Changed From: V _{CCX} To: V _{CCI} In V _{IH} and V _{IL} of the <i>Recommended Operating Conditions</i> table	6
•	Changed Note (1) of the Recommended Operating Conditions table	6
•	Added the Power Dissipation Characteristics table	<mark>7</mark>
•	Changed From: V _{CCX} To: V _{CCO} In V _{OH} of the <i>Electrical Characteristics</i> , 5 V table	8
•	Changed From: V _{CCX} To: V _{CCO} In V _{I(HYS)} of the <i>Electrical Characteristics</i> , 5 V table	8
•	Changed From: V _{CCX} To: V _{CCI} In I _{IH} of the <i>Electrical Characteristics</i> , 5 V table	
•	Changed From: V _{CCX} To: V _{CCI} In CMTI of the <i>Electrical Characteristics</i> , 5 V table	8
•	Changed From: V _{CCX} To: V _{CCI} In Supply Current, DC Signal of the <i>Electrical Characteristics</i> , 5 V table	8
•	Changed Note (1) of the <i>Electrical Characteristics</i> , 5 V table	g
•	Changed From: V _{CCX} To: V _{CCO} In V _{OH} of the <i>Electrical Characteristics</i> , 3.3 V table	9
•	Changed From: V _{CCX} To: V _{CCO} In V _{I(HYS)} of the <i>Electrical Characteristics</i> , 3.3 V table	
•	Changed From: V _{CCX} To: V _{CCI} In I _{IH} of the <i>Electrical Characteristics</i> , 3.3 V table	
•	Changed From: V _{CCX} To: V _{CCI} In CMTI of the <i>Electrical Characteristics</i> , 3.3 V table	
•	Changed From: V _{CCX} To: V _{CCI} In Supply Current, DC Signal of the <i>Electrical Characteristics</i> , 3.3 V table	9
•	Changed Note (1) of the <i>Electrical Characteristics</i> , 3.3 V table	
•	Changed From: V _{CCX} To: V _{CCO} In V _{OH} of the <i>Electrical Characteristics</i> , 2.5 V table	10
•	Changed From: V _{CCX} To: V _{CCI} In I _{IH} of the <i>Electrical Characteristics</i> , 2.5 V table	
•	Changed From: V _{CCX} To: V _{CCI} In Supply Current, DC Signal of the <i>Electrical Characteristics</i> , 2.5 V table	
•	Changed Note (1) of the <i>Electrical Characteristics</i> , 2.5 V table	
•	Changed Figure 7	
•	Changed From: V _{CC1} To: V _{CCI} in Figure 9	
•	Changed Figure 10	
•	Changed the Test Condition of CTI in Table 1	17
•	Changed the MIN value of CTI From" > 600 V To: 600 V	17
•	Changed Table 2 title From: DIN V VDE 0884-10 (VDE V 0884-10) and UL 1577 Insulation Characteristics To: Added the DWW package to	
•	Changed Table 2	18
•	Changed columns VDE and CSA to Table 4	19
•	Changed title From: IEC Safety Limiting Values To: Safety Limiting Values	
•	Changed the table in Safety Limiting Values, added I _S DW-16 package options	
•	Changed Figure 13	
•	Deleted INPUT-SIDE and OUTPUT-SIDE from columns 1 and 2 of Table 6	
•	Changed Note (1) of Table 6	
•	Changed the Application Information section	
•	Changed the <i>Typical Application</i> section and Figure 16	
•	Added text and Figure 17 to the <i>Detailed Design Procedure</i> section	
	- The state of th	







Cł	changes from Original (November 2014) to Revision A			
•	Changed From: A product preview that included only page 1 and the pinout section To: A complete data sheet	1		
•	Added Note: "This coupler" to the High Voltage Feature Description section	17		



5 Pin Configuration and Functions





Pin Functions

	PIN			
NAME	NO.	NO.	1/0	DESCRIPTION
NAME	DW	DWW		
GND1	1, 7	2,8	_	Ground connection for V _{CC1}
GND2	9, 16	9,15	_	Ground connection for V _{CC2}
INA	13	12	I	Input, channel A
INB	5	6	I	Input, channel B
NC	2, 6, 8, 10 ,11, 15	3,7,10,14	_	Not connected
OUTA	4	5	0	Output, channel A
OUTB	12	11	0	Output, channel B
V _{CC1}	3	1	-	Power supply, V _{CC1}
V_{CC2}	14	16	_	Power supply, V _{CC2}
EN1	_	4	1	Output enable 1. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low.
EN2	_	13	I	Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.



Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
Supply voltage ⁽²⁾	V _{CC1} , V _{CC2}	-0.5	6	V
Voltage	INx, OUTx	-0.5	$V_{CC} + 0.5^{(3)}$	V
Output Current	Io	-15	15	mA
Surge Immunity			12.8	kV
Storage temperature, T _{stg}		-65	150	°C

- Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
- Maximum voltage must not exceed 6 V.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge pins (1) Charged device	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±6000	V
V _{ESD}		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1500	V

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	TYP	MAX	UNIT
V_{CC1}, V_{CC2}	Supply voltage		2.25		5.5	V
		$V_{CCO}^{(1)} = 5 \text{ V}$	-4			mA
I _{OH}	High-level output current	$V_{CCO} = 3.3 \text{ V}$	-2			
		$V_{CCO} = 2.5 \text{ V}$	-1			
	Low-level output current	$V_{CCO} = 5 V$			4	
I _{OL}		$V_{CCO} = 3.3 \text{ V}$			2	mA
		$V_{CCO} = 2.5 \text{ V}$			1	
V_{IH}	High-level input voltage		0.7 x V _{CCI} ⁽¹⁾		V _{CCI}	V
V_{IL}	Low-level input voltage		0		$0.3 \times V_{CCI}$	V
DR	Signaling rate		0		100	Mbps
T_J	Junction temperature (2)		-55		150	°C
T _A	Ambient temperature	<u> </u>	-55	25	125	°C

(1) $V_{CCI} = Input\text{-side } V_{CC}; V_{CCO} = Output\text{-side } V_{CC}.$ (2) To maintain the recommended operating conditions for T_J , see the *Thermal Information* table.



6.4 Thermal Information

		ISO		
	THERMAL METRIC ⁽¹⁾	DW (SOIC)	DWW (SOIC)	UNIT
		16 PINS	16-PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	84.7	84.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	47.3	46.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.4	54.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	19.1	18.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	48.8	53.8	°C/W
$R_{\theta JC(bottom)}$	Junction-to-case(bottom) thermal resistance	n/a	n/a	°C/W

⁽¹⁾ For more information about trdational and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Power Dissipation Characteristics

			VALUE	UNIT
P_{D}	Maximum power dissipation by ISO7821x		100	
P _{D1}	Maximum power dissipation by side-1 of ISO7821x	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C},$ $C_L = 15 \text{ pF}, \text{ input a 50 MHz 50\% duty cycle}$	50	mW
P _{D2}	Maximum power dissipation by side-2 of ISO7821x	square wave	50	



6.6 Electrical Characteristics, 5 V

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -4 mA; see Figure 7	V _{CCO} ⁽¹⁾ - 0.4	V _{CCO} - 0.2		V
V _{OL}	Low-level output voltage	I _{OL} = 4 mA; see Figure 7		0.2	0.4	V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 x V _{CCO} ⁽¹⁾			V
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at INx or ENx			10	
I _{IL}	Low-level input current	V _{IL} = 0 V at INx or ENx	-10			μΑ
CMTI	Common-mode transient immunity	V _I = V _{CCI} or 0 V; see Figure 10	100			kV/μs
Supply Cu	irrent - ISO7821DW and ISO7821FDW					
I _{CC1} , I _{CC2}	DC Signal	V _I = 0 V (ISO7821F) , V _I = V _{CCI} ⁽¹⁾ (ISO7821)		1.2	1.7	mA
I _{CC1} , I _{CC2}	DC Signal	$V_{I} = V_{CCI}^{(1)} (ISO7821F)$, $V_{I} = 0 V$ (ISO7821)		2.4	3.4	mA
I _{CC1} , I _{CC2}	1 Mbps	All channels switching with square wave		1.8	2.6	mA
I _{CC1} , I _{CC2}	10 Mbps	clock input;		2.4	3.2	mA
I _{CC1} , I _{CC2}	100 Mbps	C _L = 15 pF		7.5	9.3	mA
Supply Cu	irrent - ISO7821DWW and ISO7821FDW	W				
I _{CC1} , I _{CC2}	Disable	$EN1 = EN2 = 0V, V_I = 0 V (ISO7821F),$ $V_I = V_{CCI}^{(1)}(ISO7821)$		0.7	1.1	mA
I _{CC1} , I _{CC2}	Disable	EN1 = EN2 = 0V, V _I = V _{CCI} ⁽¹⁾ (ISO7821F) , V _I = 0 V (ISO7821)		1.8	2.9	mA
I _{CC1} , I _{CC2}	DC Signal	V _I = 0 V (ISO7821F) , V _I = V _{CCI} ⁽¹⁾ (ISO7821)		1.2	1.7	mA
I _{CC1} , I _{CC2}	DC Signal	V _I = V _{CCI} ⁽¹⁾ (ISO7821F) , V _I = 0 V (ISO7821)		2.4	3.5	mA
I _{CC1} , I _{CC2}	1 Mbps			1.9	2.7	mA
I _{CC1} , I _{CC2}	10 Mbps	All channels switching with square wave clock input; C _I = 15 pF		2.5	3.2	mA
I _{CC1} , I _{CC2}	100 Mbps	5000K III.put, OL = 10 pi		7.7	9.3	mA

⁽¹⁾ $V_{CCI} = Input\text{-side } V_{CC}$; $V_{CCO} = Output\text{-side } V_{CC}$.



6.7 Electrical Characteristics, 3.3 V

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -2 mA; see Figure 7	V _{CCO} ⁽¹⁾ - 0.4	V _{CCO} - 0.2		V
V _{OL}	Low-level output voltage	I _{OL} = 2 mA; see Figure 7		0.2	0.4	V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 x V _{CCO}			V
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at INx or ENx			10	^
I _{IL}	Low-level input current	V _{IL} = 0 V at INx or ENx	-10			μΑ
CMTI	Common-mode transient immunity	V _I = V _{CCI} or 0 V; see Figure 10	100			kV/μs
Supply Cu	urrent - ISO7821DW and ISO7821FDW					
I _{CC1} , I _{CC2}	DC Signal	V _I = 0 V (ISO7821F) , V _I = V _{CCI} ⁽¹⁾ (ISO7821)		1.2	1.7	mA
I _{CC1} , I _{CC2}	DC Signal	$V_I = V_{CCI}^{(1)}$ (ISO7821F) , $V_I = 0$ V (ISO7821)		2.4	3.4	mA
I _{CC1} , I _{CC2}	1 Mbps			1.8	2.6	mA
I _{CC1} , I _{CC2}	10 Mbps	All channels switching with square wave clock input; C ₁ = 15 pF		2.2	3	mA
I _{CC1} , I _{CC2}	100 Mbps	0,000		5.8	7.1	mA
Supply Cu	urrent - ISO7821DWW and ISO7821FDW	vw				
I _{CC1} , I _{CC2}	Disable	$EN1 = EN2 = 0V, V_I = 0 V (ISO7821F),$ $V_I = V_{CCI}^{(1)}(ISO7821)$		0.7	1.1	mA
I _{CC1} , I _{CC2}	Disable	EN1 = EN2 = 0V, V _I = V _{CCI} ⁽¹⁾ (ISO7821F) , V _I = 0 V (ISO7821)		1.8	2.9	mA
I _{CC1} , I _{CC2}	DC Signal	V _I = 0 V (ISO7821F) , V _I = V _{CCI} ⁽¹⁾ (ISO7821)		1.2	1.7	mA
I _{CC1} , I _{CC2}	DC Signal	$V_I = V_{CCI}^{(1)}$ (ISO7821F) , $V_I = 0$ V (ISO7821)		2.4	3.5	mA
I _{CC1} , I _{CC2}	1 Mbps			1.9	2.6	mA
I _{CC1} , I _{CC2}	10 Mbps	All channels switching with square wave clock input; C _I = 15 pF		2.3	3	mA
I _{CC1} , I _{CC2}	100 Mbps			5.9	7.1	mA

⁽¹⁾ $V_{CCI} = Input\text{-side } V_{CC}$; $V_{CCO} = Output\text{-side } V_{CC}$.



6.8 Electrical Characteristics, 2.5 V

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = −1 mA; see Figure 7	V _{CCO} ⁽¹⁾ - 0.4	V _{CCO} - 0.2		V
V _{OL}	Low-level output voltage	I _{OL} = 1 mA; see Figure 7		0.2	0.4	V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 x V _{CCO}			V
I _{IH}	High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx or ENx			10	
I _{IL}	Low-level input current	V _{IL} = 0 V at INx or ENx	-10			μΑ
CMTI	Common-mode transient immunity	V _I = V _{CCI} or 0 V; see Figure 10	100			kV/μs
Supply Cu	ırrent - ISO7821DW and ISO7821FDW					
I _{CC1} , I _{CC2}	DC Signal	V _I = 0 V (ISO7821F) , V _I = V _{CCI} ⁽¹⁾ (ISO7821)		1.2	1.7	mA
I _{CC1} , I _{CC2}	DC Signal	$V_{I} = V_{CCI}^{(1)} (ISO7821F)$, $V_{I} = 0 V$ (ISO7821)		2.4	3.4	mA
I _{CC1} , I _{CC2}	1 Mbps			1.8	2.6	mA
I _{CC1} , I _{CC2}	10 Mbps	All channels switching with square wave clock input; C _I = 15 pF		2.1	2.8	mA
I _{CC1} , I _{CC2}	100 Mbps	- 0.00K mpat, 0[- 10 pi		4.9	5.9	mA
Supply Cu	irrent - ISO7821DWW and ISO7821FDW	W				
I _{CC1} , I _{CC2}	Disable	EN1 = EN2 = 0V, $V_I = 0$ V (ISO7821F), $V_I = V_{CCI}^{(1)}$ (ISO7821)		0.7	1.1	mA
I _{CC1} , I _{CC2}	Disable	EN1 = EN2 = 0V, V _I = V _{CCI} ⁽¹⁾ (ISO7821F) , V _I = 0 V (ISO7821)		1.8	2.9	mA
I _{CC1} , I _{CC2}	DC Signal	V _I = 0 V (ISO7821F) , V _I = V _{CCI} ⁽¹⁾ (ISO7821)		1.2	1.7	mA
I _{CC1} , I _{CC2}	DC Signal	$V_{l} = V_{CCl}^{(1)}$ (ISO7821F) , $V_{l} = 0$ V (ISO7821)		2.4	3.5	mA
I _{CC1} , I _{CC2}	1 Mbps			1.9	2.6	mA
I _{CC1} , I _{CC2}	10 Mbps	All channels switching with square wave clock input; C _I = 15 pF		2.2	2.9	mA
I _{CC1} , I _{CC2}	100 Mbps	500K IIIput, OL = 10 pi		5	6	mA

⁽¹⁾ $V_{CCI} = Input\text{-side } V_{CC}$; $V_{CCO} = Output\text{-side } V_{CC}$.



6.9 Switching Characteristics, 5 V

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	0 5 7	6	10.7	16	
PWD ⁽¹⁾	Pulse width distortion t _{PHL} - t _{PLH}	See Figure 7		0.6	4.6	ns
t _{sk(pp)} (2)	Part-to-part skew time				4.5	ns
t _r	Output signal rise time	Soo Figure 7		2.4	3.9	no
t _f	Output signal fall time	See Figure 7		2.4	3.9	ns
t _{PHZ}	Disable propagation delay, high-to-high impedance output for ISO7821DWW and ISO7821FDWW			12	20	ns
t _{PLZ}	Disable propagation delay, low-to-high impedance output for ISO7821DWW and ISO7821FDWW			12	20	ns
	Enable propagation delay, high impedance-to-high output for ISO7821DWW	Con Figure 0		10	20	ns
t _{PZH}	Enable propagation delay, high impedance-to-high output for ISO7821FDWW	See Figure 8		2	2.5	μS
	Enable propagation delay, high impedance-to-low output for ISO7821DWW			2	2.5	μS
t _{PZL}	Enable propagation delay, high impedance-to-low output for ISO7821FDWW			10	20	ns
t _{fs}	Default output delay time from input power loss	Measured from the time V _{CC} goes below 1.7 V. See Figure 9		0.2	9	μS
t _{ie}	Time interval error	2 ¹⁶ - 1 PRBS data at 100 Mbps		1		ns

⁽¹⁾ Also known as Pulse Skew.

6.10 Switching Characteristics, 3.3 V

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL}	Propagation delay time	See Figure 7	6	10.8	16	no
PWD ⁽¹⁾	Pulse width distortion t _{PHL} - t _{PLH}	See Figure 7		0.7	4.7	ns
t _{sk(pp)} (2)	Part-to-part skew time				4.5	
t _r	Output signal rise time	See Figure 7		1.3	3	ns
t _f	Output signal fall time	See Figure 7		1.3	3	
t _{PHZ}	Disable propagation delay, high-to-high impedance output for ISO7821DWW and ISO7821FDWW			17	32	ns
t _{PLZ}	Disable propagation delay, low-to-high impedance output for ISO7821DWW and ISO7821FDWW			17	32	ns
	Enable propagation delay, high impedance-to-high output for ISO7821DWW			17	32	ns
t _{PZH}	Enable propagation delay, high impedance-to-high output for ISO7821FDWW	See Figure 8		2	2.5	μS
	Enable propagation delay, high impedance-to-low output for ISO7821DWW			2	2.5	μS
t _{PZL}	Enable propagation delay, high impedance-to-low output for ISO7821FDWW	n delay, high impedance-to-low output for		17	32	ns
t _{fs}	Default output delay time from input power loss	Measured from the time V _{CC} goes below 1.7 V. See Figure 9		0.2	9	μS
t _{ie}	Time interval error	2 ¹⁶ - 1 PRBS data at 100 Mbps		1		ns

⁽¹⁾ Also known as Pulse Skew.

⁽²⁾ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

⁽²⁾ $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



6.11 Switching Characteristics, 2.5 V

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	Con Figure 7	7.5	11.7	17.5	
PWD ⁽¹⁾	Pulse width distortion t _{PHL} - t _{PLH}	See Figure 7		0.7	4.7	ns
t _{sk(pp)} (2)	Part-to-part skew time				4.5	
t _r	Output signal rise time	See Figure 7		1.8	3.5	ns
t _f	Output signal fall time	See Figure 7		1.8	3.5	
t _{PHZ}	Disable propagation delay, high-to-high impedance output for ISO7821DWW and ISO7821FDWW			22	45	ns
t _{PLZ}	Disable propagation delay, low-to-high impedance output for ISO7821DWW and ISO7821FDWW			22	45	ns
	Enable propagation delay, high impedance-to-high output for ISO7821DWW	Con Figure 0		18	45	ns
t _{PZH}	Enable propagation delay, high impedance-to-high output for ISO7821FDWW	See Figure 8		2	2.5	μs
	Enable propagation delay, high impedance-to-low output for ISO7821DWW			2	2.5	μs
t _{PZL}	Enable propagation delay, high impedance-to-low output for ISO7821FDWW			18	45	ns
t _{fs}	Default output delay time from input power loss	Measured from the time V _{CC} goes below 1.7 V. See Figure 9		0.2	9	μs
t _{ie}	Time interval error	2 ¹⁶ - 1 PRBS data at 100 Mbps		1		ns

⁽¹⁾ Also known as Pulse Skew.

t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



6.12 Typical Characteristics




Submit Documentation Feedback

Copyright © 2014–2016, Texas Instruments Incorporated




7 Parameter Measurement Information



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3ns, $Z_O =$ 50 Ω . At the input, 50 Ω resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Figure 7. Switching Characteristics Test Circuit and Voltage Waveforms




Copyright © 2016, Texas Instruments Incorporated

- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 10 kHz, 50% duty cycle, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O =$ 50 Ω .
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 8. Enable/Disable Propagation Delay Time Test Circuit and Waveform




Parameter Measurement Information (continued)



A. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 9. Default Output Delay Time Test Circuit and Voltage Waveforms



Copyright © 2016, Texas Instruments Incorporated

A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 10. Common-Mode Transient Immunity Test Circuit



8 Detailed Description

8.1 Overview

ISO7821 employs an ON-OFF Keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. These devices also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 11, shows a functional block diagram of a typical channel.

8.2 Functional Block Diagram




Figure 11. Conceptual Block Diagram of a Digital Capacitive Isolator

Also a conceptual detail of how the ON/OFF Keying scheme works is shown in Figure 12.




Figure 12. On-Off Keying (OOK) Based Modulation Scheme

Product Folder Links: ISO7821 ISO7821F

corporated Submit Documentation Feedback



8.3 Feature Description

ISO7821 is available in two channel configurations and default output state options to enable a variety of application uses.

PRODUCT	CHANNEL DIRECTION	RATED ISOLATION	MAX DATA RATE	DEFAULT OUTPUT
ISO7821	1 Forward, 1 Reverse	5700 V _{RMS} / 8000 V _{PK} ⁽¹⁾	100 Mbps	High
ISO7821F	1 Forward, 1 Reverse	5700 V _{RMS} / 8000 V _{PK} ⁽¹⁾	100 Mbps	Low

⁽¹⁾ See the *Regulatory Information* section for detailed isolation ratings.

8.3.1 High Voltage Feature Description

NOTE

This coupler is suitable for 'safe electrical insulation' only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

Table 1. Package Insulation and Safety-Related Specifications (over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
CLR	External clearance	Shortest terminal-to-terminal distance	DW-16	8			mm
CLK	External clearance	through air	DWW-16	14.5			mm
CPG	External groupage	Shortest terminal-to-terminal distance	DW-16	8			mm
CFG	External creepage	across the package surface DWW-1		14.5			mm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60°	112; UL 746A	600			V
В	location registeres input to output(1)	V _{IO} = 500 V, T _A = 25°C		10 ¹²			Ω
R _{IO}	Isolation resistance, input to output ⁽¹⁾	$V_{IO} = 500 \text{ V}, 100^{\circ}\text{C} \le T_{A} \le \text{max}$		10 ¹¹			Ω
C _{IO}	Barrier capacitance, input to output (1)	$V_{IO} = 0.4 \text{ x sin } (2\pi ft), f = 1 \text{ MHz}$			1		pF
C _I	Input capacitance (2)	$V_I = V_{CC}/2 + 0.4 \text{ x sin } (2\pi \text{ft}), \text{ f} = 1 \text{ MHz},$	$V_{CC} = 5 V$		2		pF

⁽¹⁾ All pins on each side of the barrier tied together creating a two-terminal device.

NOTE

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.

Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

⁽²⁾ Measured from input pin to ground.



Table 2. Insulation Characteristics

	PARAMETER	TEST CONDITIONS	SPECIF	ICATION	UNIT
			DW	DWW	
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	21	21	μm
V	Maximum working isolation voltage	Time dependent dielectric breakdown (TDDB) test	1500	2000	V_{RMS}
V _{IOWM}	Waximum working isolation voltage	Time dependent dielectric breakdown (1008) test	2121	2828	V_{DC}
DIN V	VDE V 0884-10 (VDE V 0884-10):200	06-12			
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} t = 60 sec (qualification) t= 1 sec (100% production)	8000	8000	V _{PK}
V_{IOSM}	Maximum surge isolation voltage	Test method per IEC 60065, 1.2/50 μ s waveform, $V_{TEST} = 1.6 \text{ x } V_{IOSM} = 12800 \text{ V}_{PK}^{(1)}$ (qualification)	8000	8000	V _{PK}
V _{IORM}	Maximum repetitive peak isolation voltage		2121	2828	V _{PK}
		Method a, After Input/Output safety test subgroup 2/3, $V_{PR} = V_{IORM} \times 1.2$, $t = 10$ s, Partial discharge < 5 pC	2545	3394	
V _{PR}	Input-to-output test voltage	Method a, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.6$, $t = 10$ s, Partial Discharge < 5 pC	3394	4525	V _{PK}
		Method b1,After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.875$, t = 1 s (100% Production test) Partial discharge < 5 pC	3977	5303	
R_S	Isolation resistance	V _{IO} = 500 V at T _S	>10 ⁹	>10 ⁹	Ω
	Pollution degree		2	2	
	Climatic category		55/125/21	55/125/21	
UL 157	77			-	
V _{ISO}	Withstanding isolation voltage	$\begin{array}{c} V_{TEST} = V_{ISO} = 5700 \ V_{RMS}, \ t=60 \ sec \ (qualification); \\ V_{TEST} = 1.2 \ x \ V_{ISO} = 6840 \ V_{RMS} \ , \ t=1 \ sec \ (100\% \\ production) \end{array}$	5700	5700	V _{RMS}

⁽¹⁾ Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

Table 3. IEC 60664-1 Ratings Table

PARAMETER		TEST CONDITIONS	SPECIFICATION
Material group			1
	DW neekees	Rated mains voltage ≤ 600 V _{RMS}	I–IV
Overvoltage category / Installation classification	DW package	Rated mains voltage ≤ 1000 V _{RMS}	<u> </u>
motanation oldomodilon	DWW package	Rated mains voltage ≤ 1000 V _{RMS}	I–IV



8.3.1.1 Regulatory Information

DW package certifications are complete; DWW package certifications completed for UL and TUV and planned for VDE, CSA, and CQC.

Table 4. Regulatory Information

VDE	CSA	UL	CQC	TUV
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006- 12 and DIN EN 60950-1 (VDE 0805 Teil 1):2011- 01	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011	Certified according to EN 61010-1:2010 (3rd Ed) and EN 60950-1:2006/A11:2009/ A1:2010/A12:2011/A2:2013
Reinforced insulation Maximum transient isolation voltage, 8000 V _{PK} ; Maximum repetitive peak isolation voltage, 2121 V _{PK} (DW), 2828 V _{PK} (DWW); Maximum surge isolation voltage, 8000 V _{PK}	Reinforced insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed., 800 V _{RMS} (DW package) and 1450 V _{RMS} (DWW package) max working voltage (pollution degree 2, material group I); 2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3.1, 250 V _{RMS} (354 V _{PK}) max working voltage (DW package)	Single protection, 5700 V _{RMS}	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V _{RMS} maximum working voltage	5700 V _{RMS} Reinforced insulation per EN 61010-1:2010 (3rd Ed) up to working voltage of 600 V _{RMS} (DW package) and 1000 V _{RMS} (DWW package) 5700 V _{RMS} Reinforced insulation per EN 60950-1:2006/A11:2009/A1:2010/A12:2011/A2:2013 up to working voltage of 800 V _{RMS} (DW package) and 1450 V _{RMS} (DWW package)
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certificate number: CQC15001121716	Client ID number: 77311

Submit Documentation Feedback

Copyright © 2014–2016, Texas Instruments Incorporated




8.3.1.2 Safety Limiting Values


Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

Table 5. Safety Limiting

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Safety input, output, or supply		$R_{\theta JA} = 84.7^{\circ}C/W, V_I = 5.5 V, T_J = 150^{\circ}C, T_A = 25^{\circ}C$			268	
I _S cu	current for DW-16 package	$R_{\theta JA} = 84.7^{\circ}C/W, V_{I} = 3.6 \text{ V}, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C$			410	mA
	and DWW-16 Packages	$R_{\theta JA} = 84.7^{\circ}C/W, V_{I} = 2.75 \text{ V}, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C$			537	
P_S	Safety input, output, or total power	$R_{\theta JA} = 84.7^{\circ}C/W, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C$			1476	mW
T _S	Maximum safety temperature				150	°C

The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* is that of a device installed on a High-K test board for Leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.








Figure 14. Thermal Derating Curve for Safety Limiting Power per VDE

Copyright © 2014–2016, Texas Instruments Incorporated



8.4 Device Functional Modes

ISO7821 functional modes are shown in Table 6.


Table 6. ISO7821 Function Table⁽¹⁾

V _{CCI}	V _{cco}	INPUT (INx) ⁽²⁾	OUTPUT ENABLE (ENx) (DWW Package Only)	OUTPUT (OUTx)	сомментѕ				
		Н	H or open	Н	Normal Operation:				
		L	H or open	L	A channel output assumes the logic state of its input.				
PU	PU PU Open		H or open	Default	Default mode: When INx is open, the corresponding channel output goes to its default high logic state. Default= High for ISO7821 and Lo for ISO7821F.				
Х	PU	Х	L	Z	A low value of Output Enable causes the outputs to be high-impedance.				
PD	PU	х	H or open	Default	Default mode: When V_{CCI} is unpowered, a channel output assumes the logic state based on the selected default option.Default= High for ISO7821 and Low for ISO7821F. When V_{CCI} transitions from unpowered to powered-up, a channel output assumes the logic state of its input. When V_{CCI} transitions from powered-up to unpowered, channel output assumes the selected default state.				
х	PD	Х	х	Undetermined	When V _{CCO} is unpowered, a channel output is undetermined ⁽³⁾ . When V _{CCO} transitions from unpowered to powered-up, a channel output assumes the logic state of its input				

 ⁽¹⁾ V_{CCI} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}; PU = Powered up (V_{CC} ≥ 2.25 V); PD = Powered down (V_{CC} ≤ 1.7 V); X = Irrelevant; H = High level; L = Low level; Z = High impedance
 (2) A strongly driven input signal can weakly power the floating V_{CC} via an internal protection diode and cause undetermined output.
 (3) The outputs are in undetermined state when 1.7 V < V_{CCI}, V_{CCO} < 2.25 V.



8.4.1 Device I/O Schematics



Copyright © 2016, Texas Instruments Incorporated

Figure 15. Device I/O Schematics



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The ISO7821 is a high-performance, dual-channel digital isolator with 5.7 kV $_{RMS}$ isolation voltage per UL 1577. It utilizes single-ended CMOS-logic switching technology. Its supply voltage range is from 2.25 V to 5.5 V for both supplies, V_{CC1} and V_{CC2} . When designing with digital isolators, it is important to keep in mind that due to the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

9.2 Typical Application

ISO7821 can be used with Texas Instruments' mixed signal micro-controller, digital-to-analog converter, transformer driver, and voltage regulator to create an isolated 4-20 mA current loop.




Figure 16. Isolated 4-20 mA Current Loop

9.2.1 Design Requirements

For the ISO7821, use the parameters shown in Table 7.

Table 7. Design Parameters

PARAMETER	VALUE				
Supply voltage	2.25 V to 5.5 V				
Decoupling capacitor between V _{CC1} and GND1	0.1 μF				
Decoupling capacitor from V _{CC2} and GND2	0.1 μF				



9.2.2 Detailed Design Procedure

Unlike optocouplers, which need external components to improve performance, provide bias, or limit current, ISO7821 only needs two external bypass capacitors to operate.




Figure 17. Typical ISO7821 Circuit Hook-up

9.2.2.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO7821 incorporate many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

9.2.3 Application Performance Curve

Typical eye diagram of ISO7821 indicate low jitter and wide open eye at the maximum data rate of 100 Mbps.




Figure 18. Eye Diagram at 100 Mbps PRBS, 5 V and 25°C

10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, a 0.1 μ F bypass capacitor is recommended at input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 datasheet (SLLSEA0) .



11 Layout

11.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 epoxy-glass as PCB material, FR-4 (Flame Retardant 4) meets the requirements of Underwriters Laboratories UL94-V0, and is preferred over cheaper alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and its selfextinguishing flammability-characteristics.

11.2 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 19). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power / ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see Application Note SLLA284, Digital Isolator Design Guide,

11.3 Layout Example




Figure 19. Layout Example

Copyright © 2014-2016, Texas Instruments Incorporated Product Folder Links: ISO7821 ISO7821F



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

See the Isolation Glossary (SLLA353)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
ISO7821	Click here	Click here	Click here	Click here	Click here	
ISO7821F	ISO7821F Click here		Click here	Click here	Click here	

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




DW0016B



PACKAGE OUTLINE

SOIC - 2.65 mm max height



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.




EXAMPLE BOARD LAYOUT

DW0016B

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

DW0016B

SOIC - 2.65 mm max height



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 9. Board assembly site may have different recommendations for stencil design.




DWW0016A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 mm per side.
- 4. This dimension does not include interlead flash.




EXAMPLE BOARD LAYOUT

DWW0016A

SOIC - 2.65 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




EXAMPLE STENCIL DESIGN

DWW0016A

SOIC - 2.65 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- ${\bf 8.}~{\bf Board}~{\bf assembly}~{\bf site}~{\bf may}~{\bf have}~{\bf different}~{\bf recommendations}~{\bf for}~{\bf stencil}~{\bf design}.$





3-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7821DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7821	Samples
ISO7821DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7821	Samples
ISO7821DWW	ACTIVE	SOIC	DWW	16	45	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7821	Samples
ISO7821DWWR	ACTIVE	SOIC	DWW	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7821	Samples
ISO7821FDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7821F	Samples
ISO7821FDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7821F	Samples
ISO7821FDWW	ACTIVE	SOIC	DWW	16	45	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7821F	Samples
ISO7821FDWWR	ACTIVE	SOIC	DWW	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7821F	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

3-Apr-2017

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7821DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7821DWWR	SOIC	DWW	16	1000	330.0	24.4	18.0	10.0	3.0	20.0	24.0	Q1
ISO7821FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7821FDWWR	SOIC	DWW	16	1000	330.0	24.4	18.0	10.0	3.0	20.0	24.0	Q1

www.ti.com 26-Feb-2019



*All dimensions are nominal

7 til dilliononono di o momina							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7821DWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7821DWWR	SOIC	DWW	16	1000	350.0	350.0	43.0
ISO7821FDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7821FDWWR	SOIC	DWW	16	1000	350.0	350.0	43.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated