

32-bit microcontrollers

HC32L07x_F072 Series Notes

Application Notes

Rev1.04 February 2025

Applicable objects

Product range	Product Model	Product range	Product Model
L Series	HC32L072 HC32L073	F Series	HC32F072

Statement

- ★ Xiaohua Semiconductor Co., Ltd. (hereinafter referred to as "XHSC") reserves the right to change, correct, enhance, and modify Xiaohua Semiconductor products and/or this document at any time without prior notice. Users can obtain the latest relevant information before placing an order. XHSC products are sold in accordance with the sales terms and conditions stated in the basic purchase and sales contract.
- ★ Customers should select appropriate XHSC products for your application and design, verify and test your application to ensure that your application meets the corresponding standards and any safety, security or other requirements. Customers shall bear all responsibility for this.
- ★ XHSC hereby confirms that no intellectual property license is granted, either expressly or impliedly.
- ★ Resale of XHSC products, if its terms are different from those specified herein, will invalidate any warranty commitment of XHSC for such products.
- ★ Any graphics or words with "®" or "™" logos are trademarks of XHSC. All other product or service names displayed on XHSC products are the property of their respective owners.
- ★ The information in this notice supersedes and replaces the information in previous versions.

©2025 Xiaohua Semiconductor Co., Ltd. All rights reserved

Table of contents

Applicable objects.....	2
Statement.....	3
Table of contents.....	4
1 Summary.....	7
2 Notes on HC32L07x/ HC32F072 Series.....	8
2.1 System and clock considerations.....	10
2.1.1 VCAP pin is not VBAT, and cannot be connected to power. The minimum capacitance to be connected is referred to the data sheet of each model.....	10
2.1.2 每个 DVCC 和 AVCC 引脚都需要配置去耦电容，尽量靠近相应引脚.....	10
2.1.3 BOOT 引脚：上电或复位时为高电平，ISP 编程模式；上电或复位时为低电平，用户模式.....	10
2.1.4 NRESET 脚内部有弱上拉，但从系统可靠性角度仍建议外接复位电路.....	10
2.1.5 SWD 接口失效的原因.....	10
2.1.6 MCU 自带的 ISP 模式使用的 UART 引脚是固定的.....	11
2.1.7 I/O 端口电压不能大于 Vcc.....	11
2.1.8 芯片加密.....	11
2.1.9 外接晶振电路.....	11
2.1.10 XTH 如选用无源晶振.....	12
2.1.11 XTH 的配置.....	12
2.1.12 XTL 的配置.....	12
2.1.13 使用内部 RCH 时的频率切换需要按照手册描述的步骤.....	12
2.1.14 外部输入时钟使用注意事项.....	13
2.2 复位控制器.....	13
2.2.1 复位标识上电后需初始化.....	13
2.2.2 复位模块对应控制位需要先写 0 再写 1.....	13
2.3 Flash.....	13
2.3.1 内部 Flash 擦、写函数所在的地址.....	13
2.3.2 Flash 取指等待周期.....	13
2.3.3 Flash 的擦、写操作时间参数配置.....	13
2.4 超低功耗.....	14
2.4.1 进入超低功耗前 ADC 的处理.....	14
2.4.2 进入超低功耗前 I/O 的处理.....	14
2.4.3 进入超低功耗后的再调试和再烧录.....	14
2.4.4 XTH 作为系统时钟，需进入 DeepSleep 模式.....	14

2.4.5	PLL 作为系统时钟，需进入 DeepSleep 模式	15
2.5	ADC	15
2.5.1	模拟电源脚的处理	15
2.5.2	工作电压与采样率	15
2.5.3	被采样信号的阻抗大或者信号弱，需要降低采样率，或者使能内部 buf	15
2.5.4	使用 ADC 前需要先使能 BGR	15
2.5.5	ADC 信号的电压不能超过 ADC 参考电压	16
2.5.6	提高 ADC 采样精度的有效方法	16
2.5.7	ADC 1Msps 采样率使用注意事项	16
2.6	LCD	16
2.6.1	对驱动能力或功耗要求较高的屏，需要选择外部电阻或电容模式	16
2.6.2	L073-LQFP100 封装的 LCD 的 COM2/COM3 需要重映射到 PF6 和 PA15	16
2.6.3	因 BOOT 脚限制，无法使用所有 SEG	17
2.7	BGR	17
2.7.1	BGR 的相关模块	17
2.8	I2C	17
2.8.1	I2C 1M 速率下，THD.STA 和 TSU.STO 的时间不符合标准协议，其它速率时间冗余较小	17
2.9	SPI	17
2.9.1	SPI_CR2 寄存器的 bit0 和 bit1 不能写 0	17
2.10	LVD	17
2.10.1	LVD 的输入接在 LVD 比较器的负相，参考电压接在 LVD 比较器的正相	17
2.11	WDT	17
2.11.1	WDT 开启后的停止问题	17
2.11.2	WDT 时钟使用专用 10K 时钟，建议在 WDT 计数器计数值到达溢出值的一半之前对 WDT 进行清零	18
2.12	GPIO	18
2.12.1	SWD 引脚复用为 GPIO	18
2.12.2	GPIO 与外界接口直连，如存在带电插拔，需要加保护电路	18
2.12.3	IO 作为 GPI 功能的时候，没有输入滤波	18
2.12.4	IO 内部上下拉电阻	18
2.12.5	BOOT 脚对应的 GPIO 编号	19
2.13	DMA	19
2.13.1	带有 DMA 功能的 MCU，如要通过 DMA 将数据从 GPIO 输出，需要将 GPIO 的总线设置为 AHB 总线(GPIO_CTRL2.ahb_sel)	19
2.14	VC	19
2.14.1	仅 VC0 和 VC1 支持电阻分压功能	19
2.14.2	内部的滤波时间使用注意事项	19
2.15	OPA	19

2.15.1	OPA 没有校零功能	19
2.16	USB.....	20
2.16.1	USB_DP 和 USB_DM 不能复用为 IO 功能	20
2.17	定时器.....	20
2.17.1	通用定时器 M23CR 寄存器使用注意.....	20
2.18	RTC	20
2.18.1	通过设置 RTC_CR1.WAIT 的方式读写 RTC 计数寄存器的注意事项.....	20
版本修订记录		21

1 Summary

本文档主要介绍 HC32L07x/ HC32F072 系列芯片的使用注意事项和变通措施。

2 Notes on HC32L07x/ HC32F072 Series

表 2-1 注意事项统计

注意事项	具体注意事项内容
2.1 系统和时钟注意事项	2.1.1 VCAP 引脚不是 VBAT，不能接电源，所接最小电容参考各型号数据手册
	2.1.2 每个 DVCC 和 AVCC 引脚都需要配置去耦电容，尽量靠近相应引脚
	2.1.3 BOOT 引脚：上电或复位时为高电平，ISP 编程模式；上电或复位时为低电平，用户模式
	2.1.4 NRESET 脚内部有弱上拉，但从系统可靠性角度仍建议外接复位电路
	2.1.5 SWD 接口失效的原因
	2.1.6 MCU 自带的 ISP 模式使用的 UART 引脚是固定的
	2.1.7 I/O 端口电压不能大于 Vcc
	2.1.8 芯片加密
	2.1.9 外接晶振电路
	2.1.10 XTH 如选用无源晶振
	2.1.11 XTH 的配置
	2.1.12 XTL 的配置
	2.1.13 使用内部 RCH 时的频率切换需要按照手册描述的步骤
	2.1.14 外部输入时钟使用注意事项
2.2 复位控制器	2.2.1 复位标识上电后需初始化
	2.2.2 复位模块对应控制位需要先写 0 再写 1
2.3 Flash	2.3.1 内部 Flash 擦、写函数所在的地址
	2.3.2 Flash 取指等待周期
	2.3.3 Flash 的擦、写操作时间参数配置
2.4 超低功耗	2.4.1 进入超低功耗前 ADC 的处理
	2.4.2 进入超低功耗前 I/O 的处理
	2.4.3 进入超低功耗后的再调试和再烧录
	2.4.4 XTH 作为系统时钟，需进入 DeepSleep 模式
	2.4.5 PLL 作为系统时钟，需进入 DeepSleep 模式
2.5 ADC	2.5.1 模拟电源脚的处理
	2.5.2 工作电压与采样率
	2.5.3 被采样信号的阻抗大或者信号弱，需要降低采样率，或者使能内部 buf
	2.5.4 使用 ADC 前需要先使能 BGR
	2.5.5 ADC 信号的电压不能超过 ADC 参考电压
	2.5.6 提高 ADC 采样精度的有效方法
	2.5.7 ADC 1Msps 采样率使用注意事项
2.6 LCD	2.6.1 对驱动能力或功耗要求较高的屏，需要选择外部电阻或电容模式
	2.6.2 L073-LQFP100 封装的 LCD 的 COM2/COM3 需要重映射到 PF6 和 PA15
	2.6.3 因 BOOT 脚限制，无法使用所有 SEG

注意事项	具体注意事项内容
2.7 BGR	2.7.1 BGR 的相关模块
2.8 I2C	2.8.1 I2C 1M 速率下，THD.STA 和 TSU.STO 的时间不符合标准协议，其它速率时间冗余较小
2.9 SPI	2.9.1 SPI_CR2 寄存器的 bit0 和 bit1 不能写 0
2.10 LVD	2.10.1 LVD 的输入接在 LVD 比较器的负相，参考电压接在 LVD 比较器的正相
2.11 WDT	2.11.1 WDT 开启后的停止问题
	2.11.2 WDT 时钟使用专用 10K 时钟，建议在 WDT 计数器计数值到达溢出值的一半之前对 WDT 进行清零
2.12 GPIO	2.12.1 SWD 引脚复用为 GPIO
	2.12.2 GPIO 与外界接口直连，如存在带电插拔，需要加保护电路
	2.12.3 IO 作为 GPI 功能的时候，没有输入滤波
	2.12.4 IO 内部上下拉电阻
	2.12.5 BOOT 脚对应的 GPIO 编号
2.13 DMA	2.13.1 带有 DMA 功能的 MCU，如要通过 DMA 将数据从 GPIO 输出，需要将 GPIO 的总线设置为 AHB 总线(GPIO_CTRL2.ahb_sel)
2.14 VC	2.14.1 仅 VC0 和 VC1 支持电阻分压功能
	2.14.2 内部的滤波时间使用注意事项
2.15 OPA	2.15.1 OPA 没有校零功能
2.16 USB	2.16.1 USB_DP 和 USB_DM 不能复用为 IO 功能
2.17 定时器	2.17.1 通用定时器 M23CR 寄存器使用注意
2.18 RTC	2.18.1 通过设置 RTC_CR1.WAIT 的方式读写 RTC 计数寄存器的注意事项

2.1 System and clock considerations

2.1.1 VCAP pin is not VBAT, and cannot be connected to power

■ Application Notes

a. VCAP is the core voltage filter pin and must be grounded through a capacitor. It cannot be used for other functions or left floating.

Note: For the minimum allowable capacitance of each series, please refer to the data sheet of each series.

b. Place the capacitor as close to the VCAP pin as possible.

2.1.2 DVCC and AVCC decoupling capacitors

■ Application Note

Each DVCC and AVCC pin needs to be equipped with a decoupling capacitor, as close as possible to the corresponding power pin. The specific capacitance value can be determined according to the actual situation of the board.

2.1.3 BOOT pin

■ Application Notes

a. When used as user mode, the BOOT pin must be a low level input when powered on or reset. The MCU detects the BOOT pin status when powered on or reset. When the input is low level, it directly enters the user main program, and when the input is high level, it enters the boot program (used for ISP mode (UART) burning).

Note: If the BOOT pin is not low level when powered on or reset, the user main program cannot be entered.

b. It is not recommended to use the BOOT pin for other functions.

c. If the BOOT pin is to be used as a GPIO, note that when powered on or reset, the BOOT peripheral circuit can keep the pin in a pull-down state.

2.1.4 NRESET pin

■ Application Note

Inside the MCU, NRESET has a weak pull-up, but from the perspective of system reliability, it is still recommended to refer to the data sheet for the recommended circuit external reset circuit.

2.1.5 SWD interface failure reasons

■ Application Notes

a. The user main program enters deep sleep mode as soon as it is powered on.

b. After burning the user program and encrypting it, the SWD cannot be connected after the burning is completed and it is powered on or reset again.

c. The chip cannot be connected and downloaded using SWD again due to an incorrect program.

d. Immediately after reset, the SWD interface is changed to the GPIO interface, causing the emulator or programmer to fail to connect.

■ Recovery methods

- a. Use the online programming tool to erase the user program on the MCU using the chip erase method.
- b. Use the offline programming tool to configure a normal example, select chip erase and no encryption, and then download the program once.
- c. For the above three situations a, c, and d, during the debugging stage: you can add a delay of more than 1s at the beginning of main so that you can burn the program again through the SWD interface after the next power-on or reset; or at the beginning of main, detect the external level of a certain IO input to determine whether to continue to execute the subsequent program.

2.1.6 UART pins in ISP mode

■ Application Notes

- a. The ISP pin and SWD pin of this series are multiplexed.

For details, please refer to the user manual of the online programmer or offline programmer.

2.1.7 I/O port voltage

■ Application Notes

- a. All I/O voltages cannot be greater than VCC.

Note: Engineers like to use PC+USB-UART+serial debugging assistant to view the data sent by UART during debugging. At this time, if the UART level is greater than the MCU power supply voltage VCC, there will be problems.

- b. When I/O is powered on before Vcc, or when the I/O pin is powered but Vcc is not powered, the voltage injected from this I/O pin may also cause the MCU to run, but it may not run normally. If this situation cannot be avoided, it is recommended to connect a suitable resistor in series with this I/O to limit the voltage and current injected into the MCU to prevent the MCU from running under such circumstances.

2.1.8 Chip encryption

■ Application Notes

- a. After the chip is encrypted, it cannot be simulated or downloaded. It is necessary to perform chip erase operation through the ISP interface using an online or offline programmer before resuming simulation and downloading.
- b. The encryption and decryption of this series is limited in the number of times. After 64 cycles of encryption and decryption, the chip cannot be encrypted or decrypted again.

2.1.9 External crystal oscillator circuit

■ Application Notes

- a. The external crystal oscillator unit and matching capacitors should be as close to the chip as possible.
- b. The external crystal oscillator signal line should be as short as possible. The line width should not be too thin, and the thinnest should not be less than the width of the chip pin.
- c. There should be a complete ground plane in the layer adjacent to the crystal oscillator local circuit.

- d. A ground wire should be used as a guard ring around the external crystal oscillator. The ground ring wire needs to be fully grounded (more than ground holes) to reduce the mutual interference between the external crystal oscillator signal and other signals.
- e. The crystal oscillator circuit should pay attention to the cleanness of local signals and avoid external interference. Try not to run wires near the crystal oscillator circuit or in adjacent layers, especially high-speed wires, power wires, clock wires, etc.
- f. In harsh application environments, such as humid environments, in order to reduce the oscillation problem caused by leakage, it is necessary to add a coating, such as three-proof paint, to the PCB board in the external crystal oscillator area.

2.1.10 XTH crystal selection

If you choose a passive crystal oscillator, it is recommended to choose a low ESR 16MHz~32MHz crystal.

2.1.11 XTH configuration

■ Application Notes

- a. The XTHI/XTHO pins should be set to analog functions in the program.
- b. After the XTH stable flag is detected in the program, it is necessary to wait at least 10ms before using the XTH clock as the system clock or PLL clock source.
- c. The external crystal oscillator should be matched with a suitable matching capacitor and have a suitable driving capability. If necessary, a current limiting resistor can be connected in series to the XTH_OUT pin.

2.1.12 XTL configuration

■ Application Notes

- a. In the program, the XTLO/XTLO pins should be set to analog functions.
- b. If power consumption permits, XTL should use high drive capability, but the higher the drive capability, the greater the power consumption.

2.1.13 RCH frequency switching

■ Application Notes

Solution 1: When switching RCH, you must follow the process of adjusting the HCLK frequency first, then gradually increasing it, or gradually decreasing it, and then adjusting the HCLK frequency. It cannot be done in one step.

Solution 2: First switch to RCL as the system clock, then change the RCH frequency, and then switch back to RCH as the system clock.

Otherwise, it may affect the operation of the user program.

For details, please refer to the system controller chapter and related application notes of the reference manual of each series.

External clock input

■ Application Notes

a. When using XTH external input (from XTHI), the XTHI pin needs to be set as digital input and SYSTRLO.XTHEN is 1. At the same time, the XTHO pin is prohibited from being used as GPIO and needs to be configured as analog state.

When using XTL external input (from XTLI), the XTLI pin needs to be set as digital input and SYSTRLO.XTLEN is 1. At the same time, the XTLO pin is prohibited from being used as GPIO and needs to be configured as analog state.

2.2 Reset controller

2.2.1 Reset flags after power-on

■ Application Note

The bits of the reset flag register other than POR5V and POR15V are in an undefined state after power-on and need to be initialized and cleared by software.

2.2.2 Peripheral modules reset

■ Application Note

To use the peripheral module reset control register to reset a peripheral module, you need to write the corresponding bit control bit to 0 first and then to 1.

2.3 Flash

2.3.1 Flash erase and write functions address range

■ Application Note

Flash erase and write functions need to be within the Flash address range of 0~32K and cannot exceed it, or run in RAM, otherwise errors will occur when performing erase and write operations.

For details, refer to the application note: FLASH operation instructions.

2.3.2 Flash instruction fetch waiting cycle

■ Application Note

When $HCLK \leq 24\text{MHz}$: FLASH_CR.WAIT=0

When $24\text{MHz} < HCLK \leq 48\text{MHz}$: FLASH_CR.WAIT=1

2.3.3 Flash operation time parameters

■ Application Note

The configuration of the FLASH erase and write related time parameter register is strongly related to HCLK and should comply with the reference manual requirements.

2.4 Ultra-low power consumption

2.4.1 ADC handling

■ Application Note

Before entering ultra-low power consumption, you need to turn off BGR first, then turn off ADC_EN, and then turn off the ADC peripheral clock to further reduce the power consumption in the ultra-low power consumption state.

2.4.2 I/O handling

■ Application Notes

- a. For chips that are not packaged with the maximum PIN, refer to the maximum package and set the unpackaged pins to a fixed digital level (such as pull-up or pull-down input) to ensure that there is no leakage. For example: the 48pin of L136 should also be set to 64pin, and the unpackaged pins should be set as above.
- b. The unused floating pins should also be processed as above.
- c. Analog signal pins such as ADC that have been connected to external circuits do not require additional processing when in standby mode.
- d. For output pins, for external circuits, avoid generating current pull or current sink during standby mode.
- e. If you want to reduce standby power consumption, you can also refer to the above processing.
- f. If the USB module is not used for L07x/ F07x, the USB-related pins can be grounded to obtain lower power consumption.

2.4.3 SWD handling

■ Application Note

After entering ultra-low power mode, the SWD interface will be invalid and needs to be re-awakened or reset before entering ultra-low power mode to burn the code or erase the original code.

Therefore, it is recommended that during the debugging stage, before entering DeepSleep, you can use a certain length of delay or while query to wait for the valid level to delay the time to enter DeepSleep again, so that you can burn again. Or use the serial port mode of the online or offline programmer to replace or erase the original program.

2.4.4 XTH handling

■ Application Note

When the external high-speed (passive) clock XTH is used as the system clock, before entering DeepSleep mode, you need to set the internal high-speed clock function after wake-up (such as the WAKEUPBYRCH or WAKEUPCLK control bit of the SYCTRL_CRx register). After wake-up, the system runs under the internal high-speed clock, and then enable and switch XTH according to the steps required by the reference manual.

2.4.5 PLL handling

■ Application Note

When PLL is used as the system clock, before entering DeepSleep mode, you need to switch the system clock to the internal high-speed clock (such as RCH) and turn off BGR. After waking up, the system runs at the internal high-speed clock, and then you need to use software to switch the system clock to the PLL clock.

2.5 ADC

2.5.1 Analog power pin

■ Application Notes

- a. AVCC/DVCC/AVSS/DVSS are recommended to be separated to improve ADC accuracy.
- b. AVCC needs to be the same as DVCC voltage.
- c. When using the internal reference voltage, AVCC must be greater than the internal reference voltage +0.3V.
- d. The external reference voltage REF must not be greater than AVCC.

2.5.2 Operating voltage and sampling rate

■ Application Note

The ADC sampling rate has requirements on the operating voltage. For details, please refer to the ADC section of the reference manual.

2.5.5 ADC signal voltage

■ Application Note

The input voltage of the ADC pin cannot exceed the ADC reference voltage.

2.5.6 Improving ADC sampling accuracy

■ Application Notes

- a. If a more accurate reference voltage can be provided externally, it is recommended to use an external reference voltage.
- b. Reduce the sampling signal impedance.
- c. For signals with small changes, try to reduce the sampling rate if the sampling time is met.
- d. When the signal impedance is appropriate or the signal strength is sufficient, avoid using the internal follower BUF.
- e. Try to turn off unused digital circuits at the ADC sampling moment.
- f. Try not to reuse the same group of I/O or I/O with ADC function as high-frequency output or input signal pins.

2.5.7 ADC 1MSPS sampling rate precautions

■ Application Note

When the ADC uses a 1 MSPS sampling rate, it is necessary to comprehensively consider factors such as the driving capability of the sampled signal and the external input impedance. You can refer to the relevant description in the data sheet.

When the driving capability of the sampled signal is weak, the external input impedance is large, and the sampling rate is too high, it will cause voltage spikes on some channels when scanning channels with large voltage differences before and after sampling, or inaccurate ADC sampling values during single or scan sampling. At this time, it is necessary to consider reducing the sampling rate, enhancing the driving capability of the sampled signal, or reducing the input impedance.

2.6 LCD

2.6.1 High driving capability displays

■ Application Notes

- a. For LCD applications with high driving capability requirements, or applications with poor display effects using 8COM, it is recommended to use the external resistor mode, which can provide stronger driving capability.
- b. For LCD applications with high power consumption requirements, the external capacitor mode can be considered.

2.6.2 COM2/COM3 remapping

■ Application Note

The COM2/COM3 of the HC32L073PATA-LQFP100 package is different from the pins of other series MCUs, and the configuration is slightly different. It needs to be remapped to PF6 and PA15.

2.6.3 BOOT pin restrictions

■ Application Note

The I/O of the BOOT pin is a SEG30 function. If other SEG pins are sufficient, it is recommended not to use the BOOT pin as a SEG function.

2.7 BGR

2.7.1 BGR related modules

■ Application Notes

a. When using ADC/OPA/PLL, VC high power consumption mode, you need to turn on the BGR module first. After turning on the BGR, it takes a period of stabilization time. Please refer to the reference or data manual for the specific time.

2.8 I2C

2.8.1 I2C 1M rate

■ Application Note

At high speed (1M rate), the time of THD.STA and TSU.STO does not conform to the standard protocol, and the time redundancy at other rates is also small. Please refer to the data sheet of each model for details.

2.9 SPI

2.9.1 Bit0 and bit1 of SPI_CR2 register

■ Application Note

Please refer to the reference manual. Bit0 and bit1 of SPI_CR2 cannot be written to 0 and must remain 1.

2.10 LVD

2.10.1 LVD input connection

■ Application Note

The LVD input is connected to the negative phase of the LVD comparator, and the reference voltage is connected to the positive phase of the LVD comparator. Therefore, the rising edge trigger described in the reference manual is when the monitored voltage changes from higher than the threshold voltage to lower than the threshold voltage.

2.11 WDT

2.11.1 Stop problem after WDT is turned on

■ Application Note

The WDT of the MCU models listed in the list cannot be stopped after it is started, so after entering the ultra-low power state, it is necessary to wake up and feed the dog regularly.

2.11.2 10K WDT clock deviations

■ Application Note

The WDT of the MCU model listed in the table uses a dedicated 10K clock. When using it, it is recommended to clear the WDT before the count value of the WDT counter reaches half of the overflow value.

2.12 GPIO

2.12.1 SWD pins multiplexing

■ Application Notes

- a. The SWD pin is in SWD function by default after power-on or reset. If you want to change it to GPIO function, you need to set the switch in the system controller SYSCTRL.CR1. Note that you must operate the write protection register before switching. The driver library of each model provides interface functions for operation.
- b. Once changed to GPIO, the SWD function cannot be used. Therefore, in the code development stage, it is best to add software delay before switching. Do not change it immediately after power-on or reset, otherwise the next SWD mode burning or simulation will encounter the problem of being unable to download code.
- c. Changing SWD to I/O does not encrypt the chip and cannot prevent others from reading the code on the chip. To achieve true chip encryption, you need to select the [Chip Encryption] function when configuring the offline programmer or using the online programming tool to burn.

2.12.2 GPIO protection

■ Application Note

If the MCU's I/O is used as an external interface pin, and the pin is directly connected to the interface, there is a possibility of live plugging and unplugging, such as UART, it is necessary to add a protection circuit between the interface and the MCU to avoid damaging the MCU.

2.12.3 GPI input filtering circuits

■ Application Notes

- a. When the pins of the series MCU are used as GPIO digital input functions, they do not contain input hardware filtering functions. When using them, users need to consider whether to configure hardware input filtering circuits outside the MCU according to the situation.
- b. When I/O is multiplexed as other IP function pins, please refer to the reference manual of each series model to see whether there is filtering.

2.12.4 Internal pull-up and pull-down resistors

The internal pull-up and pull-down resistors are MOS resistors. Under 3.3V and 5V power supply conditions, there are differences in resistance. If users need precise pull-up and pull-down, or pull-up and pull-down with smaller resistance, they need to consider adding pull-up or pull-down resistors outside the chip.

2.12.5 BOOT pin GPIO number

■ Application Notes

- a. The GPIO pin number corresponding to the BOOT pin of this series of MCUs is PF11.
- b. It is not recommended to use the BOOT pin for other functions. If used for other functions, pay attention to the peripheral circuit of BOOT to keep the pin in the pull-down state when powering on or resetting.
- c. When processing the floating IO state before entering ultra-low power consumption, pay attention to the processing method of the BOOT pin. The BOOT pin has been connected to the ground by an external resistor.

2.13 DMA

2.13.1 MCU with DMA function, if you want to output data from GPIO through DMA, you need to set the GPIO bus to AHB bus (GPIO_CTRL2.ahb_sel)

■ 应用注意

GPIO 输入/输出值寄存器有两种总线控制模式:FAST IO 和 AHB 模式。如要通过 DMA 将数据从 GPIO 输出, 需要将 GPIO 的总线设置为 AHB 总线(GPIO_CTRL2.ahb_sel)。

2.14 VC

2.14.1 Only VC0 and VC1 support the resistor voltage divider function

■ 应用注意

该系列 MCU 带有 2 路以上 VC 比较器, 但只有 VC0 和 VC1 支持电阻分压作为负端输入功能。

2.14.2 Notes on the use of internal filter time

■ 应用注意

该系列 MCU 的 VC 内部的滤波功能, 使用的计数时钟为 RC150 K 时钟, 该时钟的精度不高, 因此寄存器所设定的滤波时间可能存在较大的偏差, 设计使用的时候需考量。必要时, 输入信号可以搭配外部滤波电路。

2.15 OPA

2.15.1 OPA does not have a zero calibration function

■ 应用注意

该系列带有 OPA 功能的 MCU, 其 OPA 没有校零功能。

2.16 USB

2.16.1 USB_DP and USB_DM cannot be multiplexed as IO functions

■ 应用注意

该系列 MCU 带有 USB 功能，其 USB 引脚作为专用引脚，不能复用为 GPIO。

2.17 Timer

2.17.1 Notes on the use of general timer M23CR register

■ 应用注意

通用定时器 TIM0/1/2/3 的 M23CR 寄存器中的 DIR 位只有锯齿波模式下可以写，其它模式下只读、禁止写。

注意：ARM 处理器采用“Load-Store 体系结构”，因此对寄存器任一位的写操作都会在 CPU 执行写入指令时最终表现为对寄存器所有位的写操作。

使用时需遵循以下原则中的一条：

- 1) M23CR 寄存器只在初始化的时候配置，其他时间不要进行写操作。
- 2) 非锯齿波模式下，在定时器使能后，如有对本寄存器除 DIR 外的其它位进行写操作，必须避开计数上溢出点和下溢出点。

2.18 RTC

2.18.1 Notes on reading and writing the RTC counter register by setting

RTC_CR1.WAIT

仅适用于 L07x 系列：

■ 应用注意

当使用设置 RTC_CR1.WAIT 的方式读写 RTC 计数寄存器时，必须避开闹钟中断和周期中断的发生时刻点，建议在 RTC 中断函数中操作并避免被其它高优先级中断打断。

注意：ARM 处理器采用“Load-Store 体系结构”，因此对寄存器任一位的写操作都会在 CPU 执行写入指令时最终表现为对寄存器所有位的写操作。

Revision History

版本号	修订日期	修订内容
Rev1.00	2023/04/28	初版发布。
Rev1.01	2023/05/25	1) 新增“定时器”章节。 2) “I2C”章节“THO.STA”修改为“THD.STA”。
Rev1.02	2024/04/19	1) “系统和时钟注意事项”章节:新增外部输入时钟使用注意事项内容。 2) “ADC”章节:新增 ADC 1 Msps 采样率使用注意事项内容。 3) “BGR”章节:修改 BGR 的相关模块注意事项描述。 4) “GPIO”章节:删除“外部晶振不使用的時候,引脚可以作为 GPIO”注意事项内容。 5) “VC”章节:新增 VC 内部的滤波时间使用注意事项内容。 6) 新增“RTC”章节 RTC_CR1.WAIT 注意事项内容。
Rev1.03	2024/09/02	1) 系统和时钟章节:修改 XTH 如选用无源晶振建议频率范围。 2) 超低功耗章节:新增 XTH 作为系统时钟,需进入 DeepSleep 模式; 新增 PLL 作为系统时钟,需进入 DeepSleep 模式。
Rev1.04	2025/02/20	“系统和时钟注意事项”章节,修改“外部输入时钟使用注意事项”描述。