Annotation Summary

1 annotation by arthasftd

x1

clock ticks to complete. During those 1,200 cycles, each thread executed 600 instructions. The CPI per thread for this function would be (1200 / 600) or 2.0. The CPI per core for this function would be (1200 / (600 + 600)) or 1.0. Now assume the application was run again using three hardware threads and the same workload. Now each thread retired 400 instructions, for a total of 1200, in the same amount of time. The CPI per thread for the function would be different – (1200 / 400) or 3.0 for each thread. The CPI per core would

#1 p.1

Optimization and Performance Tuning for Intel® Xeon Phi™ Coprocessors, Part 2: Understanding and Using Hardware Events

Abstract

1 Introduction

2 Intel® Xeon Phi™ Coprocessor Overview

Table 1: Cache Information

Table 2: TLB Information

3 General Exploration Method

4 Efficiency Metrics

4.1 CPI

5 Potential performance issues

5.1 General cache usage

5.2 TLB misses

5.3 VPU usage

6 Conclusion

6.1 Resources

6.2 List of Events Used in this Guide

Table 5: Intel Xeon Phi coprocessor events used in this guide

Notices

Optimization Notice

Performance Notice