



MSI - VHDL




S.D.



Sel	Y
000	A+B
001	A-B
010	A+1
011	A-1
100	not(A)
101	A ⊕ B
110	A ⊙ B
111	VCC

en=1 { 000 } GND



1

