# HO CHI MINH UNIVESITY OF TECHNOLOGY COMPUTER SCIENCE - ENGINEERING



# MINI PROJECT REPORT DIGITAL DESIGN WITH THE VERILOG HDL

# **ALARM CLOCK**

Designed by: Tran Long Vi 1814804

**HO CHI MINH CITY, DECEMBER 2019** 

# **CONTENT**

I.	INTR	ODUCTION	. 2
1	. Ala	rm clock	. 2
2	. FP	GA	. 2
3	. Al	tera DE2i Board	. 3
4	. Qı	uartus II Software:	. 4
II.	DESI	GN DESCRIPTION	. 6
1	. Id	eas for operating the alarm clock system	. 6
2	. De	esign ideas	. 6
III.	DESI	GN BY VERILOG HDL	. 7
1	. Bl	ock diagram	. 7
2	. De	escribing the blocks in the design	. 8
	2.1.	Frequency division block	. 8
	2.2.	Block for checking input data	. 8
	2.3.	Block stores the value of the alarm	10
	2.4.	Real time counting block	11
	2.5.	Comparing alarm values with real time block	12
	2.6.	Notification block	14
	2.7.	BCD decoding block	14
	2.8.	Main block	16
IV.	SIMI	JLATION	17
1	. M	odelsim Simulation	17
2	. Siı	nulation on Altera DE2i Board	19
	2.1.	Import Assignments	19
	2.2.	Simulation image on the Altera DE2i Board	20
٧.	CON	CLUSIONS AND FUTURE WORD	23
DEE	EDEN	CEC .	2.4

#### I. INTRODUCTION

#### 1. Alarm clock

Alarm clock is a popular device in the world. This device helps notify people about an important time.

The design of this project is a digital alarm clock that displays the hours, minutes and seconds. This design embodies all the basic features which would expect on a standard alarm clock.

#### 2. FPGA

Field Programmable Gate Arrays are a programmable digital logic chip, you can use them to program most of functions of any digital design. There are many documents about FPGA on website but here I want you to pay attention on its name. I saw on many websites people translate FIELD as a field. But that is wrong in this case. FIELD means where the chip is used. Field Programmable means that some chips can be programmed at a user's site instead of being programmed at the manufacturing site. The FPGA is built from an array (matrix or array) of programmable elements that should be called Programmable Gate Array.

The basic architecture of FPGA consists of three main components: reconfigurable logic blocks, Configurable Logic Blocks (CLBs) performing logic functions; Internal connections, Porgrammable Interconnect can be programmed to connect club inputs and outputs and internal I / O blocks, I / O blocks provide communication between peripherals and internal signals.

Applications of FPGA include: DSP digital signal processing, aerospace, defense systems, ASIC prototyping, visual control systems, image recognition analysis, speech recognition, cryptography, computer hardware model, etc. Due to the high flexibility in the design process, FPGA can solve a complex class of problems that were previously only done by computer software. The high logic gate density of FPGAs is applied to problems requiring high computing volumes and used in real-time working systems.

#### 3. Altera DE2i Board

*DE2i-150 Board* is a circuit board for research and development in the fields of arithmetic logic (digital logic), computer organization and FPGA.




Figure 1: Construction of Altera DE2i Board<sup>1</sup>

Components of the Altera DE2i board include:

- FPGA:
  - o FPGA Altera Cyclone IV EP4CGX150DF31 IC.
  - o Altera Serial Configuration EPCS16 IC.
- Import and export devices:
  - USB Blaster for programming and controlling API of users; Support both JTAG and AS programming modes.
  - o 10/100/1000 Mbps Ethernet Port Controller.
  - HSMC (High Speed Mezzanine Card) Port.
  - VGA-out Port.
  - o TV Decoder and TV-in Connector.
  - USB Host/Slave Controller with USB type A and type B Port.
  - o PS / 2 mouse / keyboard Connector.

- Quality optical disc 24-bit decoder / encoder with line-in, line-out, and microphone jacks.
- 2 40-pin extended header with diode protection. RS-232 communication port and 9-pin Ponnector.
- o Infrared communication Port.

#### Memory:

- o 128 MB SDRAM.
- o 4 MB SSRAM.
- o 64 MB Flash.
- Switch, LED, LCD, Clock Pulse:
  - o 4 Button, 18 Switch.
  - o 18 LEDR, 9 LEDG, 8 7-segments LED.
  - o LCD 16x2.
  - o Clock 50-MHz.

#### 4. Quartus II Software:

Quartus II is a software development tool from Altera, providing a comprehensive design environment for SOPC designs (system on a programmable chip).

This is a full integrated packaging software for logic design with Altera's PLD programmable logic components, including APEX, Cyclone, FLEX, MAX, Stratix ... Quartus provides design capabilities. the following logic:

- Design environment includes drawings, block diagrams, drafting tools for languages: AHDL, VHDL, and Verilog HDL.
- LogicLock design.
- A powerful tool for logical synthesis.
- Ability to simulate functions and time.
- Time analysis.
- Analysis of embedded logic with the analysis tool SignalTap @ II.
- Allow export, create and join source files to create program files.
- Automatic positioning error.
- The ability to program and identify components.
- Quartus II software uses the NativeLink @ integration kit with design tools that provide seamless communication between Quartus and other EDA hardware design tools.
  - Quartus II can also read standard EDIF, VHDL and Verilog HDL circuit files as well as create these netlist files.

• Quartus II has a graphic design environment that helps designers easily write code, compile, proofread, simulate ...

This report will build an Alarm clock System using Verilog HDL code and implement it with Quartus II software and Altera DE2i-150 Board.

## II. DESIGN DESCRIPTION

#### 1. Ideas for operating the alarm clock system

- The clock displays the hour, minute, second of real time in a 24-hour type.
- Clock can change the value of real time.
- Up to 5 alarm values can be saved, each with an active notification.
- There is a button to display the alarm time, the alarms will have different display priority (The second alarm is only displayed if alarm 1 is off).
- The alarm will turn off automatically after 60 seconds or can be manually turned off.

## 2. Design ideas

- Using the 7 segment LED to display the time:
  - $\circ$  HEX 7 6 display hour.
  - $\circ$  HEX 5 4 display minute.
  - $\circ$  HEX 3 2 display second.
- Using 5 LEDR [4: 0] flashes for alarm, LEDR [0] LEDR [4] for alarm 1 5, LEDR will automatically turn off after 60 seconds or when the corresponding alarm is turned off.
- Using the switch and button to control the alarm clock:
  - o SW [6: 0] to enter the time value (hour, minute or second).
  - SW [11: 7] to turn on and off the alarms, the priority level will be from SW [7] to SW [11].
  - o SW [16] is used to change the value of the real time, when activated it will change the value according to SW [6: 0] and KEY [2: 0].
  - SW [17] is a highly active reset button, when activated it will set everything to 0.
  - KEY [2: 0] is used to save the value of the time entered by SW [6: 0], corresponding to the hour minute second value.
  - KEY [3] is used to display the alarm time, the priority displayed is the time of the alarm 1 5.

# III. DESIGN BY VERILOG HDL

# 1. Block diagram




Figure 2: Netlist Viewer images in Quartus

The structure of the design will include the following blocks:

- Frequency division block
- Block for checking input data
- Block stores the value of the alarm
- Block real time counting
- Block comparing alarm values with real time
- Notification block
- BCD decoding block

#### 2. Describing the blocks in the design

#### 2.1. Frequency division block

The frequency division block - *slowclock* has an input of 50 MHz clock frequency and the reset signal, the output is a clock frequency of 1 Hz.

```
//sua tan so cua clk ve 1Hz
 2
       module slowclock(clk, reset, clk_1);
             input clk;
 4
5
6
7
8
9
             input reset;
             output clk_1;
             reg clk_1s;
             reg [31:0] counter;
            always @(posedge clk, posedge reset) begin
   if(reset) begin
     10
     11
                        counter <= 0;
12
                        clk_1s <= 1'b0;
13
                  end
     占
14
15
                  else begin
                     if(counter == 24999999) begin
     16
                        clk_1s <= ~clk_1s;
17
                        counter <= 0;
18
                     end
19
20
                     else
                        counter <= counter + 1;
21
22
                  end
23
              assign clk_1 = clk_1s;
24
25
              //asšign clk_1 = clk; //dung de mo phong modelsim
       endmodule
26
```

Figure 3: *Slowclock* block Verilog code

#### 2.2. Block for checking input data

The block for checking input data - *check\_time\_in* has input as the time entered and the button selects to set hours - minutes - seconds. This block has the function of checking the input time, if the input is hour, it will check to see whether the number is less than 24, and if it is minutes or seconds, it will check whether the number is less than 60.

When the input is valid, the block will transmit the output to enable the block to store the alarm value or to change the time in the real-time timer block.

```
//check input
  123456789
         module check_time_in(output check_out,
output [2:0]H_M_S,
input [7:0]time_in,
input [2:0]is_hour);
                   reg [7:0]r_check;
reg [2:0]r_H_M_S;
                   always @(is_hour, time_in) begin
    if(is_hour == 3'b011) begin
    if(time_in <= 8'h23) begin</pre>
         10
         11
         r_check = 1;
r_H_M_S = 3'b011;
12
13
14
15
                                             else
16
17
                                                     r_{check} = 0;
                                     end
                                     else if(is_hour != 3'b111) begin
    if(time_in <= 8'h59) begin
        r_check = 1;
        if(is_hour == 3'b110)
            r_H_M_S = 3'b110;
else</pre>
         18
19
20
21
22
23
24
25
26
         r_H_S = 3'b101;
                                             else
27
                                                    r_{check} = 0;
28
                                     end
29
                                     else
30
                                            r_{check} = 0;
31
                    end
                    assign H_M_S = r_H_M_S;
32
33
                    assign check_out = r_check;
34
            endmodule
35
```

Figure 4: *check\_time\_in* block Verilog code

The output from the *check\_time\_in* block will go through the demultiplexer port to choose whether the data will be put into the alarm store or the real-time block.

```
152
153
      154
                     output out_A,
155
                     input enable,
156
                     input in);
157
            reg r_out_R;
           reg r_out_A;
always @(in, enable) begin
158
159
      if(enable == 1) begin
r_out_R <= in;
160
      161
                    r_out_A <= 0;
162
                end
163
164
                else begin
      165
                    r_out_A <= in;
166
                    r_out_R \ll 0;
      E
167
168
            end
169
            assign out_A = r_out_A;
170
            assign out_R = r_out_R;
171
        endmodule
172
```

Figure 5: *demux* block Verilog code

#### 2.3. Block storing the value of the alarm

The block storing the value of the alarm - *save\_input* has the input clock pulse from the slowclock block, the alarm control button, input data, reset and output from the *check\_time\_in* block.

```
module save_input(output
1
2
3
4
5
6
7
8
9
10
                                                 output
output
input
                                                             [2:0]set_n_n_o,
[7:0]set_time,
[4:0]five_alarm,
                                                 input
                                                 input [4:0]five.
input check_in,
                    input cneck_i
    input reset,
    input clock);
reg [7:0]r_A_hour[4:0];
reg [7:0]r_A_min[4:0];
reg [7:0]r_A_sec[4:0];
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
30
31
                     always @(posedge clock, posedge reset) begin
  if(reset) begin
                              r_A_sec[
r_A_sec[
r_A_sec[
                               r_A_sec
                                                     <=
                               r_A_sec
r_A_min
                                r_A_min
                                  _A_min[
_A_min[
                                  _A_min[4
                               r_A_hour
r_A_hour
                               r A hour
                               r_A_hour[3] <= 8'h0;
r_A_hour[4] <= 8'h0;
                                        else if(check_in) begin
   if(set_H_M_S == 3'b110) begin
      casex(five_alarm)
            33
34
35
36
37
                       5'b10000: r_A_sec[4] = set_time;

5'bx1000: r_A_sec[3] = set_time;

5'bxx100: r_A_sec[2] = set_time;

5'bxxx10: r_A_sec[1] = set_time;

5'bxxxx1: r_A_sec[0] = set_time;
            38
39
40
                                                       endcase
           41
42
                       F
                                                  end
                                                 else if(set_H_M_S == 3'b101) begin
casex(five_alarm)
           43
44
                                                                  trive_ararm)
'blxxxx: r_A_min[4] = set_time;
'bx1xxx: r_A_min[3] = set_time;
'bxx1xx: r_A_min[2] = set_time;
'bxxx1x: r_A_min[1] = set_time;
'bxxxx1: r_A_min[0] = set_time;
           46
47
            49
                                                       endcase
            50
51
52
53
54
55
56
57
58
60
61
                                                  end
                                                 else if(set_H_M_S == 3'b011) begin
casex(five_alarm)
                                                               try=_alarm)
5'b1xxx: r_A_hour[4] = set_time;
5'bx1xxx: r_A_hour[3] = set_time;
5'bxx1xx: r_A_hour[2] = set_time;
5'bxxx1x: r_A_hour[1] = set_time;
5'bxxx1: r_A_hour[0] = set_time;
                                                       endcase
                                                 end
                                   end
end
assign A_hour0 = r_A_hour[0];
cosign A_hour1 = r_A_hour[1];
cosign A_hour2 = r_A_hour[2];
             62
            63
64
                                    assign A_hour2 = r_A_hour
assign A_hour3 = r_A_hour
            65
            66
                                                   A_{hour4} = r_A_{hour}
            67
68
                                    assign
                                                   A_{min0} = r_A_{min}[
                                    assign A_min1 = r_A_min[
assign A_min2 = r_A_min[
            69
70
71
72
73
74
75
                                                   A_{min3} = r_A_{min}
                                    assign A_min4 = r_A_min[
                                    assign A_sec0 = r_A_sec
                                    assign
                                                   A_sec1 = r_A_sec
                                    assign A_sec2 = r_A_sec
                                    assign A_sec3 = r_A_sec[3];
assign A_sec4 = r_A_sec[4];
           76
77
78
                          endmodule
```

Figure 6: save\_input block Verilog code

This block is used to store alarm values from input data. The data is saved when the following conditions are met:

- Any alarm is enabled
- Pulse clock click edge up
- Reset = 0
- The input satisfies the conditions in the check\_time\_in block
- Input is not used to change real time

#### 2.4. Real time counting block

The real time counting block - *counter* has following inputs: clock pulse, reset signal, output from *check\_time\_in* block, input data and trigger button to change the real time value.

This unit is used to automatically change the value of seconds according to a clock frequency of 1Hz, the value of minutes will change when the second counts to 59, the value of the hour will change when the minute counts to 59. If the values hour - minute - second counts to the limit value (23 for hours, 59 for minutes and seconds), the value will be changed to 0.

```
//counter real time
 2
                                            [7:0] hour,
[7:0] min,
[7:0]sec,
       ⊟module counter(output
                                 output
 4
5
6
7
8
9
                                 output
                                 input cĺk,
                                 input reset,
                                 input [7:0]set_time,
input [2:0]enable,
                                 input save);
10
11
               reg [7:0]r_hour;
reg [7:0]r_min;
reg [7:0]r_sec;
12
13
14
15
                always @(posedge clk, posedge reset) begin
16
                      if(reset) begin
  r_hour <= 7'h0
  r_min <= 7'h0;</pre>
17
       18
19
                          r_sec <= 7'h0:
20
                      end
```

Figure 7: counter block Verilog code

```
else begin
       23
24
       if(save) begin
       case(enable)
                                     3'b011: r_hour <= set_time;
3'b101: r_min <= set_time;
25
26
27
                                     3'b110: r_sec <= set_time;</pre>
28
                                endcase
29
30
                           end
       占
                           else begin
                                if(r_sec == 7'h59) begin
if(r_min == 7'h59) begin
31
       32
33
       if(r_hour == 7'h23)
  r_hour <= 7'h0;
else begin</pre>
34
35
36
       if(r_hour[3:0] == 4'd9) begin
r_hour[3:0] <= 4'd0;
r_hour[7:4] <= r_hour[7:4] + 4'd1;
37
       38
39
40
                                              end
41
                                              else
42
                                                   r_{\text{hour}}[3:0] \le r_{\text{hour}}[3:0] + 4'd1;
43
                                          r_min \ll 7'h0;
44
45
46
                                     else begin
47
       ᆸ
                                          if(r_min[3:0] == 4'd9) begin
  r_min[7:4] <= r_min[7:4] + 4'd1;
  r_min[3:0] <= 4'd0;</pre>
48
       49
50
51
52
53
54
55
56
57
                                          else
                                              r_{min[3:0]} \leftarrow r_{min[3:0]} + 4'd1;
                                     r_sec <= 7'h0;
                                end
58
       else begin
                                     if(r_sec[3:0] == 4'd9) begin
  r_sec[7:4] <= r_sec[7:4] + 4'd1;
  r_sec[3:0] <= 4'd0;</pre>
59
       60
61
62
63
                                     else
                                         r_{sec[3:0]} \leftarrow r_{sec[3:0]} + 4'd1;
64
65
                                end
66
67
                         end
                     end
68
                end
69
70
                assign hour = r_hour;
                assign min = r_min;
71
                assign sec = r_sec;
          endmodule
```

Figure 8: counter block Verilog code

### 2.5. Comparing alarm values with real time block

Comparing alarm values with real time block - *compare\_with\_alarm* has following inputs: *save\_input* block output, reset signal, notification block return message and alarm control button.

This block is used to compare the value of an alarm with real time. When the two values are equal, the block will transmit a signal that will trigger the notification block. The signal will be cut off if the corresponding alarm is turned off, when the reset button is activated or when the return value from the notification block is received.

```
/so sanh voi alarm-time-set
module compare_with_alarm(output on
                                                             la hour.
                                               input
                                               input
                                                              lhour.
                                               input
                                                               a_min,
                                               input
                                               input
                                                              ]a_sec
                                               input
                                                           :0]sec
                                               input on_or_off,
                                               input rst,
input auto_rst);
                reg r_on;
reg [7:0]r_sec;
reg [7:0]r_min;
reg [7:0]r_hour;
                always @(rst, on_or_off, auto_rst, a_hour, hour, a_min, min, a_sec, sec) begin if((rst) || (~on_or_off) || (auto_rst)) begin
      r_on = 0;
                      else begin
                          if(sec[3:0] == 4'b1001) begin  // giay _9
  r_sec[3:0] <= 0;
  if(sec[7:4] == 4'b0101) begin  //giay 59
   r_sec[7:4] <= 0;</pre>
      10-0-
                                   if(min[3:0] == 4'b1001) begin // phut _9
  r_min[3:0] <= 0;
  if(min[7:4] == 4'b0101) begin // phut 59
    r_min[7:4] <= 0;</pre>
                                            // gio 23
                                                r_hour <= hour + 1;
                                        else begin
                                           r_hour <= hour;
r_min[7:4] <= min[7:4] + 1;
                                   end
                                   else begin
                                       r_hour <= hour;
_r_min <= min + 1;
                               end
                               else begin
                                   r_sec[7:4] <= sec[7:4] + 1;
r_min <= min;
                                   r_hour <= hour;
                           end
                           else begin
r_sec[3:0] <= sec[3:0] + 1;
                               r_min <= min;
60
                               r_hour <= hour;
61
62
63
64
65
66
67
                           if((a_hour == r_hour) && (a_min == r_min) && (a_sec == (r_sec)))
                               r_on <= 1;
                      end
                 end
         assign on = r_on;
endmodule
68
```

Figure 9: compare\_with\_alarm block Verilog code

In this design, 5 *compare\_with\_alarm* blocks is used corresponding to 5 alarm values, each of which will operate independently of each other and transmit signals to 5 different notification blocks.

#### 2.6. Notification block

The notification block - *beep* has following input datas: 1Hz clock pulse, reset signal and *compare\_with\_alarm* block output.

This block will be activated when receiving signals from *compare\_with\_alarm* block. When it is enabled, the unit will blink the LED signal to notify according to the click cycle (0 1) of the clock, and also counting from 0 to 59. The block will stop notification and return the counter to 0 when the signal from *compare\_with\_alarm* block is turned off or when the reset signal is triggered. When the counter reaches 59, the block will automatically transmit a returning signal to the *compare\_with\_alarm* block to interrupt the signal to the beep block, from which the notification will be turned off.

In this design, 5 *beep* blocks is used to notify 5 alarm values, they will operate independently of each other and output notifications to 5 different LEDs corresponding to 5 alarms.

Figure 10: beep block Verilog code

#### 2.7. BCD decoding block

BCD decoding block - *BCD\_decoder* has input data which is selected value between real time and alarm time via *multiplexer* port and reset signal.

*multiplexer* port Have input signal will be real time, alarm time and select signal. The selected signal is a button to view the alarm time. If the signal is activated, the selected data will be the alarm value. Otherwise, the selected data will be the real-time value.

```
124
125
126
127
128
        ⊟module mux(output [7:0]out,
                                       la time0.
                          input
                                        A_time1,
                          inbut
                                        A_time2,
129
130
131
                          input
                                        A_time3,
                          input
                                        ]A_time4
                                     :0]R_time,
                          input
132
                                  [4:0]choose_A
                          input
133
                          input
                                  A_or_R);
               reg [7:0]r_out;
always @(A_or_R, choose_A, R_time, A_time0, A_time1, A_time2, A_time3, A_time4) begin
   if(~A_or_R) begin
134
135
        136
137
                           casex(choose_A)
                                   bxxxx1: r_out = A_time0;
bxxx10: r_out = A_time1;
bxx100: r_out = A_time2;
138
139
140
141
142
                                    bx1000: r_out = A_time3;
                                  5'b10000: r_out = A_time4;
143
144
145
                                  default: r_out = R_time;
                           endcase
                     end
146
147
                           r_out = R_time;
148
149
                end
          assign out = r_out;
endmodule
```

Figure 11: multiplexer port Verilog code

When *BCD\_decoder* block receive value from multiplexer port, it will be decoded and displayed 7-segment LED.

```
//decode BCD to 7-segment LEDs
1
2
3
4
5
6
7
8
9
       □ module BCD_decoder(output [6:0]out_led,
                                       input [3:0]time_in,
                                       input reset);
                 reg [6:0]r_out_led;
                 always @(reset, time_in) begin
   if(reset == 1)
       r_out_led = 7'b1000000;
       ڧ
                       else begin
       case(time_in)
                                  4'd1: r_out_led = 7'b1111001;
4'd2: r_out_led = 7'b0100100;
4'd3: r_out_led = 7'b0110000;
4'd4: r_out_led = 7'b0011001;
11
12
13
14
15
16
                                  4'd5: r_out_led = 7'b0010010;
                                  4'd6: r_out_led = 7'b0000010;
                                  4'd7: r_out_led = 7'b1111000;
4'd8: r_out_led = 7'b00000000;
4'd9: r_out_led = 7'b0010000;
17
18
19
20
                                  default: r_out_led = 7'b1000000;
21
22
23
                              endcase
                       end
                 end
24
25
26
                 assign out_led = r_out_led;
          endmodule
```

Figure 12: BCD\_decoder block Verilog code

In this design, 6 *BCD\_decoder* blocks is used to support the display of 6 7-segment LED, each hour - minute - second value will use 2 blocks to represent the whole and decimal part of that value.

#### 2.8. Main block

*alarm\_clock* block is the main block including all of the above blocks. This unit is used to wire and link all the above blocks together to create a complete alarm clock.

```
| Description | 13.0 | MacClock | 13.0 | MacClock | 13.0 | MacClock | 12.0 | MacClock | 13.0 | MacCloc
```

Figure 13: *alarm\_clock* block Verilog code

Figure 14: *alarm\_clock* block Verilog code

## IV. SIMULATION

#### 1. Modelsim Simulation

In Modelsim simulation, the slowclock block is ignored to make it easier to see.

In Modelsim simulation, the real time value is changed to 00h00'20 ", then assign 5 alarms in values from 00h00'30 " to 00h00'34 " respectively.

Figure 15: Testbench Verilog code for the Alarm clock system




Figure 16: Waveform simulates for Alarm clock

# 2. Simulation on Altera DE2i Board

# 2.1. Import Assignments

Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved	Current Strength	Slew Rate
BEEPING[4]	Output	PIN_T21	5	B5_N1	2.5 V (default)		16mA (default)	2 (default)
out BEEPING[3]	Output	PIN_W25	5	B5_N0	2.5 V (default)		16mA (default)	2 (default)
out BEEPING[2]	Output	PIN_V27	5	B5_N0	2.5 V (default)		16mA (default)	2 (default)
BEEPING[1]	Output	PIN_T24	5	B5_N0	2.5 V (default)		16mA (default)	2 (default)
BEEPING[0]	Output	PIN_T23	5	B5_N0	2.5 V (default)		16mA (default)	2 (default)
HH_clock[13]	Output	PIN_D12	8	B8_N1	2.5 V (default)		16mA (default)	2 (default)
HH_clock[12]	Output	PIN_C12	8	B8_N1	2.5 V (default)		16mA (default)	2 (default)
HH_clock[11]	Output	PIN_C11	8	B8_N1	2.5 V (default)		16mA (default)	2 (default)
HH_clock[10]	Output	PIN_C10	8	B8_N0	2.5 V (default)		16mA (default)	2 (default)
out HH_clock[9]	Output	PIN_F9	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
HH_clock[8]	Output	PIN_F8	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
HH_clock[7]	Output	PIN_E10	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
out HH_clock[6]	Output	PIN_E9	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
out HH_clock[5]	Output	PIN_D9	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
out HH_clock[4]	Output	PIN_D8	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
out HH_clock[3]	Output	PIN_C9	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
HH_clock[2]	Output	PIN_C8	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
HH_clock[1]	Output	PIN_B10	8	B8_N0	2.5 V (default)		16mA (default)	2 (default)
out HH_clock[0]	Output	PIN_B9	8	B8_N1	2.5 V (default)		16mA (default)	2 (default)
out MM_clock[13]	Output	PIN_B6	8	B8_N1	2.5 V (default)		16mA (default)	2 (default)
out MM_clock[12]	Output	PIN_A11	8	B8_N0	2.5 V (default)		16mA (default)	2 (default)
MM_clock[11]	Output	PIN_A6	8	B8_N1	2.5 V (default)		16mA (default)	2 (default)
out MM_clock[10]	Output	PIN_A7	8	B8_N1	2.5 V (default)		16mA (default)	2 (default)
out MM_clock[9]	Output	PIN_A9	8	B8_N1	2.5 V (default)		16mA (default)	2 (default)
out MM_clock[8]	Output	PIN_A10	8	B8_N0	2.5 V (default)		16mA (default)	2 (default)

Figure 17: Pins Assignment to output values

Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved	Current Strength	Slew Rate
MM_clock[7]	Output	PIN_D3	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
MM_clock[6]	Output	PIN_C3	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
MM_clock[5]	Output	PIN_C4	8	B8_N1	2.5 V (default)		16mA (default)	2 (default)
MM_clock[4]	Output	PIN_C5	8	B8_N1	2.5 V (default)		16mA (default)	2 (default)
MM_clock[3]	Output	PIN_C6	8	B8_N1	2.5 V (default)		16mA (default)	2 (default)
MM_clock[2]	Output	PIN_C7	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
MM_clock[1]	Output	PIN_A13	8	B8_N0	2.5 V (default)		16mA (default)	2 (default)
MM_clock[0]	Output	PIN_A14	8	B8_N0	2.5 V (default)		16mA (default)	2 (default)
SS_clock[13]	Output	PIN_D4	8	B8_N1	2.5 V (default)		16mA (default)	2 (default)
SS_clock[12]	Output	PIN_D5	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
SS_clock[11]	Output	PIN_E3	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
SS_clock[10]	Output	PIN_E4	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
SS_clock[9]	Output	PIN_E6	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
SS_clock[8]	Output	PIN_D7	8	B8_N1	2.5 V (default)		16mA (default)	2 (default)
SS_clock[7]	Output	PIN_D10	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
SS_clock[6]	Output	PIN_F10	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
SS_clock[5]	Output	PIN_F4	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
SS_clock[4]	Output	PIN_F6	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
SS_clock[3]	Output	PIN_AG30	5	B5_N2	2.5 V (default)		16mA (default)	2 (default)
SS_clock[2]	Output	PIN_F7	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
SS_clock[1]	Output	PIN_G7	8	B8_N2	2.5 V (default)		16mA (default)	2 (default)
SS clock[0]	Output	PIN G8	8	B8 N2	2.5 V (default)		16mA (default)	2 (default)

Figure 18: Pins Assignment to output values

- change_real_time	Input	PIN_C30	6	B6_N0	2.5 V (default)	16mA (default)
in_ clk	Input	PIN_AJ16	4	B4_N2	2.5 V (default)	16mA (default)
in_ five_alarm[4]	Input	PIN_N26	6	B6_N2	2.5 V (default)	16mA (default)
in_ five_alarm[3]	Input	PIN_R26	6	B6_N2	2.5 V (default)	16mA (default)
in_ five_alarm[2]	Input	PIN_R29	6	B6_N2	2.5 V (default)	16mA (default)
in_ five_alarm[1]	Input	PIN_P30	6	B6_N2	2.5 V (default)	16mA (default)
in_ five_alarm[0]	Input	PIN_R30	6	B6_N2	2.5 V (default)	16mA (default)
in_ reset	Input	PIN_H25	6	B6_N0	2.5 V (default)	16mA (default)
in see_alarm_time	Input	PIN_AE26	5	B5_N2	2.5 V (default)	16mA (default)
in_ set_H_M_S[2]	Input	PIN_AF30	5	B5_N2	2.5 V (default)	16mA (default)
in set_H_M_S[1]	Input	PIN_AE25	5	B5_N2	2.5 V (default)	16mA (default)
in_ set_H_M_S[0]	Input	PIN_AA26	5	B5_N2	2.5 V (default)	16mA (default)
in_ set_time[6]	Input	PIN_T28	6	B6_N2	2.5 V (default)	16mA (default)
in_ set_time[5]	Input	PIN_U21	5	B5_N1	2.5 V (default)	16mA (default)
in_ set_time[4]	Input	PIN_AB30	5	B5_N1	2.5 V (default)	16mA (default)
in_ set_time[3]	Input	PIN_C2	8	B8_N2	2.5 V (default)	16mA (default)
in_ set_time[2]	Input	PIN_V21	5	B5_N1	2.5 V (default)	16mA (default)
in_ set_time[1]	Input	PIN_U30	5	B5_N0	2.5 V (default)	16mA (default)
in_ set time[0]	Input	PIN V28	5	B5 N0	2.5 V (default)	16mA (default)

Figure 19: Pins Assignment to iutput values

# 2.2. Simulation image on the Altera DE2i Board

The following pictures show the cases when assigning alarms have values from 00h01'00 " to 00h01'04 " respectively.



Figure 20: Image of the Board when the reset button is activated



Figure 21: Image of Board when the reset button isn't activated



Figure 22: Image of Board when 1st, 3rd, 5th alarm is notified




Figure 23: Image of Board when 2nd, 4th alarm is notified




Figure 24: Image of the Board when all alarms are turned off manually

## V. CONCLUSIONS AND FUTURE WORD

The alarm clock system designed and implemented by FPGA is more flexible and easier to deploy than control based on PLC microcontroller.

In this design, the team uses 5 LEDs to independently notify 5 alarms, the purpose is to make it easier to observe and test. However, according to what I have shown, we can easily improve to achieve a standard alarm clock system without changing the design too much.

The limitation of this project is not to design the most optimal system of resources to use as well as reduce latency to a minimum. I expect to receive more advises from teachers to improve the system.

# **REFERENCES**

- 1. http://www.digilentinc.com/
- **2.** <a href="http://kitboardmach.blogspot.com/2017/11/altera-de2-board-mach-thi-nghiem-fpga.html">http://kitboardmach.blogspot.com/2017/11/altera-de2-board-mach-thi-nghiem-fpga.html</a>
- **3.** <a href="https://forums.intel.com/s/question/0D50P00003yyRotSAE/how-to-create-a-simple-alarm-clock-using-verilog-code-and-run-it-on-fpga-board?language=en\_US">https://forums.intel.com/s/question/0D50P00003yyRotSAE/how-to-create-a-simple-alarm-clock-using-verilog-code-and-run-it-on-fpga-board?language=en\_US</a>
- **4.** Steve Kilts . (2007) . *Advanced FPGA design*.

  Book source: https://onlinelibrary.wiley.com/doi/book/10.1002/9780470127896
- **5.** Image source:
  - [1]: http://kitboardmach.blogspot.com/2014/10/kit-bo-mach-de2i-150-fpga-development.html

All of the links above had their last visit on December 7, 2019