

**HO CHI MINH UNIVERSITY OF TECHNOLOGY
COMPUTER SCIENCE - ENGINEERING**



**MINI PROJECT REPORT
DIGITAL DESIGN WITH THE VERILOG HDL
ALARM CLOCK**

Designed by:
Tran Long Vi
1814804

HO CHI MINH CITY, DECEMBER 2019

CONTENT

| | |
|---|----|
| I. INTRODUCTION | 2 |
| 1. Alarm clock | 2 |
| 2. FPGA..... | 2 |
| 3. Altera DE2i Board | 3 |
| 4. Quartus II Software: | 4 |
| II. DESIGN DESCRIPTION | 6 |
| 1. Ideas for operating the alarm clock system | 6 |
| 2. Design ideas | 6 |
| III. DESIGN BY VERILOG HDL..... | 7 |
| 1. Block diagram | 7 |
| 2. Describing the blocks in the design | 8 |
| 2.1. Frequency division block..... | 8 |
| 2.2. Block for checking input data..... | 8 |
| 2.3. Block stores the value of the alarm | 10 |
| 2.4. Real time counting block | 11 |
| 2.5. Comparing alarm values with real time block..... | 12 |
| 2.6. Notification block | 14 |
| 2.7. BCD decoding block | 14 |
| 2.8. Main block | 16 |
| IV. SIMULATION..... | 17 |
| 1. Modelsim Simulation | 17 |
| 2. Simulation on Altera DE2i Board..... | 19 |
| 2.1. Import Assignments | 19 |
| 2.2. Simulation image on the Altera DE2i Board..... | 20 |
| V. CONCLUSIONS AND FUTURE WORD | 23 |
| REFERENCES | 24 |

I. INTRODUCTION

1. Alarm clock

Alarm clock is a popular device in the world. This device helps notify people about an important time.

The design of this project is a digital alarm clock that displays the hours, minutes and seconds. This design embodies all the basic features which would expect on a standard alarm clock.

2. FPGA

Field Programmable Gate Arrays are a programmable digital logic chip, you can use them to program most of functions of any digital design. There are many documents about FPGA on website but here I want you to pay attention on its name. I saw on many websites people translate FIELD as a field. But that is wrong in this case. FIELD means where the chip is used. Field Programmable means that some chips can be programmed at a user's site instead of being programmed at the manufacturing site. The FPGA is built from an array (matrix or array) of programmable elements that should be called Programmable Gate Array.

The basic architecture of FPGA consists of three main components: reconfigurable logic blocks, Configurable Logic Blocks (CLBs) performing logic functions; Internal connections, Programmable Interconnect can be programmed to connect club inputs and outputs and internal I / O blocks, I / O blocks provide communication between peripherals and internal signals.

Applications of FPGA include: DSP digital signal processing, aerospace, defense systems, ASIC prototyping, visual control systems, image recognition analysis, speech recognition, cryptography, computer hardware model, etc. Due to the high flexibility in the design process, FPGA can solve a complex class of problems that were previously only done by computer software. The high logic gate density of FPGAs is applied to problems requiring high computing volumes and used in real-time working systems.

3. Altera DE2i Board

DE2i-150 Board is a circuit board for research and development in the fields of arithmetic logic (digital logic), computer organization and FPGA.




Figure 1: Construction of Altera DE2i Board¹

Components of the Altera DE2i board include:

- **FPGA:**
 - FPGA Altera Cyclone IV EP4CGX150DF31 IC.
 - Altera Serial Configuration – EPCS16 IC.
- **Import and export devices:**
 - USB Blaster for programming and controlling API of users; Support both JTAG and AS programming modes.
 - 10/100/1000 Mbps Ethernet Port Controller.
 - HSMC (High Speed Mezzanine Card) Port.
 - VGA-out Port.
 - TV Decoder and TV-in Connector.
 - USB Host/Slave Controller with USB type A and type B Port.
 - PS / 2 mouse / keyboard Connector.

- Quality optical disc 24-bit decoder / encoder with line-in, line-out, and microphone jacks.
- 2 40-pin extended header with diode protection. - RS-232 communication port and 9-pin Pconnector.
- Infrared communication Port.
- Memory:
 - 128 MB SDRAM.
 - 4 MB SSRAM.
 - 64 MB Flash.
- Switch, LED, LCD, Clock Pulse:
 - 4 Button, 18 Switch.
 - 18 LEDR, 9 LEDG, 8 7-segments LED.
 - LCD 16x2.
 - Clock 50-MHz.

4. Quartus II Software:

Quartus II is a software development tool from Altera, providing a comprehensive design environment for SOPC designs (system on a programmable chip).

This is a full integrated packaging software for logic design with Altera's PLD programmable logic components, including APEX, Cyclone, FLEX, MAX, Stratix ... Quartus provides design capabilities. the following logic:

- Design environment includes drawings, block diagrams, drafting tools for languages: AHDL, VHDL, and Verilog HDL.
- LogicLock design.
- A powerful tool for logical synthesis.
- Ability to simulate functions and time.
- Time analysis.
- Analysis of embedded logic with the analysis tool SignalTap @ II.
- Allow export, create and join source files to create program files.
- Automatic positioning error.
- The ability to program and identify components.
- Quartus II software uses the NativeLink @ integration kit with design tools that provide seamless communication between Quartus and other EDA hardware design tools.
- Quartus II can also read standard EDIF, VHDL and Verilog HDL circuit files as well as create these netlist files.

- Quartus II has a graphic design environment that helps designers easily write code, compile, proofread, simulate ...

This report will build an Alarm clock System using Verilog HDL code and implement it with Quartus II software and Altera DE2i-150 Board.

II. DESIGN DESCRIPTION

1. Ideas for operating the alarm clock system

- The clock displays the hour, minute, second of real time in a 24-hour type.
- Clock can change the value of real time.
- Up to 5 alarm values can be saved, each with an active notification.
- There is a button to display the alarm time, the alarms will have different display priority (The second alarm is only displayed if alarm 1 is off).
- The alarm will turn off automatically after 60 seconds or can be manually turned off.

2. Design ideas

- Using the 7 segment LED to display the time:
 - HEX 7 – 6 display hour.
 - HEX 5 – 4 display minute.
 - HEX 3 – 2 display second.
- Using 5 LEDR [4: 0] flashes for alarm, LEDR [0] - LEDR [4] for alarm 1 - 5, LEDR will automatically turn off after 60 seconds or when the corresponding alarm is turned off.
- Using the switch and button to control the alarm clock:
 - SW [6: 0] to enter the time value (hour, minute or second).
 - SW [11: 7] to turn on and off the alarms, the priority level will be from SW [7] to SW [11].
 - SW [16] is used to change the value of the real time, when activated it will change the value according to SW [6: 0] and KEY [2: 0].
 - SW [17] is a highly active reset button, when activated it will set everything to 0.
 - KEY [2: 0] is used to save the value of the time entered by SW [6: 0], corresponding to the hour - minute - second value.
 - KEY [3] is used to display the alarm time, the priority displayed is the time of the alarm 1 - 5.

2. Describing the blocks in the design

2.1. Frequency division block

The frequency division block - *slowclock* has an input of 50 MHz clock frequency and the reset signal, the output is a clock frequency of 1 Hz.

```
1 //sua tan so cua clk ve 1Hz
2 module slowclock(clk, reset, clk_1);
3     input clk;
4     input reset;
5     output clk_1;
6     reg clk_1s;
7     reg [31:0] counter;
8
9     always @(posedge clk, posedge reset) begin
10         if(reset) begin
11             counter <= 0;
12             clk_1s <= 1'b0;
13         end
14         else begin
15             if(counter == 24999999) begin
16                 clk_1s <= ~clk_1s;
17                 counter <= 0;
18             end
19             else
20                 counter <= counter + 1;
21         end
22     end
23     assign clk_1 = clk_1s;
24     //assign clk_1 = clk; //dung de mo phong modelsim
25 endmodule
26
```

Figure 3: *Slowclock* block Verilog code

2.2. Block for checking input data

The block for checking input data - *check_time_in* has input as the time entered and the button selects to set hours - minutes - seconds. This block has the function of checking the input time, if the input is hour, it will check to see whether the number is less than 24, and if it is minutes or seconds, it will check whether the number is less than 60.

When the input is valid, the block will transmit the output to enable the block to store the alarm value or to change the time in the real-time timer block.

```

1 //check input
2 module check_time_in(output check_out,
3                       output [2:0]H_M_S,
4                       input [7:0]time_in,
5                       input [2:0]is_hour);
6     reg [7:0]r_check;
7     reg [2:0]r_H_M_S;
8
9     always @(is_hour, time_in) begin
10         if(is_hour == 3'b011) begin
11             if(time_in <= 8'h23) begin
12                 r_check = 1;
13                 r_H_M_S = 3'b011;
14             end
15             else
16                 r_check = 0;
17         end
18         else if(is_hour != 3'b111) begin
19             if(time_in <= 8'h59) begin
20                 r_check = 1;
21                 if(is_hour == 3'b110)
22                     r_H_M_S = 3'b110;
23                 else
24                     r_H_M_S = 3'b101;
25             end
26             else
27                 r_check = 0;
28         end
29         else
30             r_check = 0;
31     end
32     assign H_M_S = r_H_M_S;
33     assign check_out = r_check;
34 endmodule
35

```

Figure 4: *check_time_in* block Verilog code

The output from the *check_time_in* block will go through the demultiplexer port to choose whether the data will be put into the alarm store or the real-time block.

```

152
153 module demux(output out_R,
154               output out_A,
155               input enable,
156               input in);
157     reg r_out_R;
158     reg r_out_A;
159     always @(in, enable) begin
160         if(enable == 1) begin
161             r_out_R <= in;
162             r_out_A <= 0;
163         end
164         else begin
165             r_out_A <= in;
166             r_out_R <= 0;
167         end
168     end
169     assign out_A = r_out_A;
170     assign out_R = r_out_R;
171 endmodule
172

```

Figure 5: *demux* block Verilog code

2.3. Block storing the value of the alarm

The block storing the value of the alarm - *save_input* has the input clock pulse from the slowclock block, the alarm control button, input data, reset and output from the *check_time_in* block.

```

1  module save_input(output [7:0]A_hour0, output [7:0]A_hour1, output [7:0]A_hour2,
2      output [7:0]A_min0, output [7:0]A_min1, output [7:0]A_min2, output
3      output [7:0]A_sec0, output [7:0]A_sec1, output [7:0]A_sec2, output
4      input [2:0]set_H_M_S,
5      input [7:0]set_time,
6      input [4:0]five_alarm,
7      input check_in,
8      input reset,
9      input clock);
10     reg [7:0]r_A_hour[4:0];
11     reg [7:0]r_A_min[4:0];
12     reg [7:0]r_A_sec[4:0];
13
14     always @(posedge clock, posedge reset) begin
15         if(reset) begin
16             r_A_sec[0] <= 8'h0;
17             r_A_sec[1] <= 8'h0;
18             r_A_sec[2] <= 8'h0;
19             r_A_sec[3] <= 8'h0;
20             r_A_sec[4] <= 8'h0;
21             r_A_min[0] <= 8'h0;
22             r_A_min[1] <= 8'h0;
23             r_A_min[2] <= 8'h0;
24             r_A_min[3] <= 8'h0;
25             r_A_min[4] <= 8'h0;
26             r_A_hour[0] <= 8'h0;
27             r_A_hour[1] <= 8'h0;
28             r_A_hour[2] <= 8'h0;
29             r_A_hour[3] <= 8'h0;
30             r_A_hour[4] <= 8'h0;
31         end
32
33         else if(check_in) begin
34             if(set_H_M_S == 3'b110) begin
35                 casex(five_alarm)
36                     5'b10000: r_A_sec[4] = set_time;
37                     5'bx1000: r_A_sec[3] = set_time;
38                     5'bxx100: r_A_sec[2] = set_time;
39                     5'bxxx10: r_A_sec[1] = set_time;
40                     5'bxxxx1: r_A_sec[0] = set_time;
41                 endcase
42             end
43             else if(set_H_M_S == 3'b101) begin
44                 casex(five_alarm)
45                     5'b1xxxx: r_A_min[4] = set_time;
46                     5'bx1xxx: r_A_min[3] = set_time;
47                     5'bxx1xx: r_A_min[2] = set_time;
48                     5'bxxx1x: r_A_min[1] = set_time;
49                     5'bxxxx1: r_A_min[0] = set_time;
50                 endcase
51             end
52             else if(set_H_M_S == 3'b011) begin
53                 casex(five_alarm)
54                     5'b1xxxx: r_A_hour[4] = set_time;
55                     5'bx1xxx: r_A_hour[3] = set_time;
56                     5'bxx1xx: r_A_hour[2] = set_time;
57                     5'bxxx1x: r_A_hour[1] = set_time;
58                     5'bxxxx1: r_A_hour[0] = set_time;
59                 endcase
60             end
61         end
62         assign A_hour0 = r_A_hour[0];
63         assign A_hour1 = r_A_hour[1];
64         assign A_hour2 = r_A_hour[2];
65         assign A_hour3 = r_A_hour[3];
66         assign A_hour4 = r_A_hour[4];
67         assign A_min0 = r_A_min[0];
68         assign A_min1 = r_A_min[1];
69         assign A_min2 = r_A_min[2];
70         assign A_min3 = r_A_min[3];
71         assign A_min4 = r_A_min[4];
72         assign A_sec0 = r_A_sec[0];
73         assign A_sec1 = r_A_sec[1];
74         assign A_sec2 = r_A_sec[2];
75         assign A_sec3 = r_A_sec[3];
76         assign A_sec4 = r_A_sec[4];
77     end
78 endmodule

```

Figure 6: *save_input* block Verilog code

This block is used to store alarm values from input data. The data is saved when the following conditions are met:

- Any alarm is enabled
- Pulse clock click edge up
- Reset = 0
- The input satisfies the conditions in the *check_time_in* block
- Input is not used to change real time

2.4. Real time counting block

The real time counting block - *counter* has following inputs: clock pulse, reset signal, output from *check_time_in* block, input data and trigger button to change the real time value.

This unit is used to automatically change the value of seconds according to a clock frequency of 1Hz, the value of minutes will change when the second counts to 59, the value of the hour will change when the minute counts to 59. If the values hour - minute - second counts to the limit value (23 for hours, 59 for minutes and seconds), the value will be changed to 0.

```
1 //counter real time
2 module counter(output [7:0] hour,
3               output [7:0] min,
4               output [7:0] sec,
5               input clk,
6               input reset,
7               input [7:0] set_time,
8               input [2:0] enable,
9               input save);
10
11
12     reg [7:0] r_hour;
13     reg [7:0] r_min;
14     reg [7:0] r_sec;
15
16     always @(posedge clk, posedge reset) begin
17         if(reset) begin
18             r_hour <= 7'h0;
19             r_min <= 7'h0;
20             r_sec <= 7'h0;
21         end
22     end
```

Figure 7: *counter* block Verilog code

```

22 else begin
23     if(save) begin
24         case(enable)
25             3'b011: r_hour <= set_time;
26             3'b101: r_min <= set_time;
27             3'b110: r_sec <= set_time;
28         endcase
29     end
30 else begin
31     if(r_sec == 7'h59) begin
32         if(r_min == 7'h59) begin
33             if(r_hour == 7'h23)
34                 r_hour <= 7'h0;
35             else begin
36                 if(r_hour[3:0] == 4'd9) begin
37                     r_hour[3:0] <= 4'd0;
38                     r_hour[7:4] <= r_hour[7:4] + 4'd1;
39                 end
40                 else
41                     r_hour[3:0] <= r_hour[3:0] + 4'd1;
42                 end
43             end
44             r_min <= 7'h0;
45         end
46     else begin
47         if(r_min[3:0] == 4'd9) begin
48             r_min[7:4] <= r_min[7:4] + 4'd1;
49             r_min[3:0] <= 4'd0;
50         end
51         else
52             r_min[3:0] <= r_min[3:0] + 4'd1;
53         end
54         r_sec <= 7'h0;
55     end
56 end
57 else begin
58     if(r_sec[3:0] == 4'd9) begin
59         r_sec[7:4] <= r_sec[7:4] + 4'd1;
60         r_sec[3:0] <= 4'd0;
61     end
62     else
63         r_sec[3:0] <= r_sec[3:0] + 4'd1;
64     end
65 end
66 end
67 end
68 assign hour = r_hour;
69 assign min = r_min;
70 assign sec = r_sec;
71 endmodule
72

```

Figure 8: *counter* block Verilog code

2.5. Comparing alarm values with real time block

Comparing alarm values with real time block - *compare_with_alarm* has following inputs: *save_input* block output, reset signal, notification block return message and alarm control button.

This block is used to compare the value of an alarm with real time. When the two values are equal, the block will transmit a signal that will trigger the notification block. The signal will be cut off if the corresponding alarm is turned off, when the reset button is activated or when the return value from the notification block is received.

```

1 //so sanh voi alarm-time-set
2 module compare_with_alarm(output on,
3                             input [7:0]a_hour,
4                             input [7:0]hour,
5                             input [7:0]a_min,
6                             input [7:0]min,
7                             input [7:0]a_sec,
8                             input [7:0]sec,
9                             input on_or_off,
10                            input rst,
11                            input auto_rst);
12
13 reg r_on;
14 reg [7:0]r_sec;
15 reg [7:0]r_min;
16 reg [7:0]r_hour;
17 always @(rst, on_or_off, auto_rst, a_hour, hour, a_min, min, a_sec, sec) begin
18     if((rst) || (~on_or_off) || (auto_rst)) begin
19         r_on = 0;
20     end
21     else begin
22         if(sec[3:0] == 4'b1001) begin // giay _9
23             r_sec[3:0] <= 0;
24             if(sec[7:4] == 4'b0101) begin //giay 59
25                 r_sec[7:4] <= 0;
26             end
27             if(min[3:0] == 4'b1001) begin // phut _9
28                 r_min[3:0] <= 0;
29                 if(min[7:4] == 4'b0101) begin // phut 59
30                     r_min[7:4] <= 0;
31                 end
32                 if(hour == 8'b00100011) // gio 23
33                     r_hour <= 0;
34                 else if(hour[3:0] == 4'b1001) begin // gio _9
35                     r_hour[3:0] <= 0;
36                     r_hour[7:4] <= hour[7:4] + 1;
37                 end
38                 else
39                     r_hour <= hour + 1;
40             end
41             else begin
42                 r_hour <= hour;
43                 r_min[7:4] <= min[7:4] + 1;
44             end
45             end
46             else begin
47                 r_hour <= hour;
48                 r_min <= min + 1;
49             end
50             end
51             else begin
52                 r_sec[7:4] <= sec[7:4] + 1;
53                 r_min <= min;
54                 r_hour <= hour;
55             end
56             end
57             else begin
58                 r_sec[3:0] <= sec[3:0] + 1;
59                 r_min <= min;
60                 r_hour <= hour;
61             end
62             end
63             if((a_hour == r_hour) && (a_min == r_min) && (a_sec == (r_sec)))
64                 r_on <= 1;
65         end
66     end
67
68     assign on = r_on;
69 endmodule
70

```

Figure 9: *compare_with_alarm* block Verilog code

In this design, 5 *compare_with_alarm* blocks is used corresponding to 5 alarm values, each of which will operate independently of each other and transmit signals to 5 different notification blocks.

2.6. Notification block

The notification block - *beep* has following input datas: 1Hz clock pulse, reset signal and *compare_with_alarm* block output.

This block will be activated when receiving signals from *compare_with_alarm* block. When it is enabled, the unit will blink the LED signal to notify according to the click cycle (0 1) of the clock, and also counting from 0 to 59. The block will stop notification and return the counter to 0 when the signal from *compare_with_alarm* block is turned off or when the reset signal is triggered. When the counter reaches 59, the block will automatically transmit a returning signal to the *compare_with_alarm* block to interrupt the signal to the beep block, from which the notification will be turned off.

In this design, 5 *beep* blocks is used to notify 5 alarm values, they will operate independently of each other and output notifications to 5 different LEDs corresponding to 5 alarms.

```
2 //nhay led trong bus
3 module beep(output beeping,
4             output auto_reset,
5             input clk,
6             input on,
7             input reset);
8     wire off;
9     assign off = reset | ~on;
10    counter_beep cnt(.beeping(beeping), .auto_reset(auto_reset), .clk(clk), .reset(off)); // bo dem len toi 60
11 endmodule
12
13 module counter_beep(output beeping,
14                   output auto_reset,
15                   input reset,
16                   input clk);
17
```

Figure 10: *beep* block Verilog code

2.7. BCD decoding block

BCD decoding block - *BCD_decoder* has input data which is selected value between real time and alarm time via *multiplexer* port and reset signal.

multiplexer port Have input signal will be real time, alarm time and select signal. The selected signal is a button to view the alarm time. If the signal is activated, the selected data will be the alarm value. Otherwise, the selected data will be the real-time value.

```

124 module mux(output [7:0]out,
125
126     input [7:0]A_time0,
127     input [7:0]A_time1,
128     input [7:0]A_time2,
129     input [7:0]A_time3,
130     input [7:0]A_time4,
131     input [7:0]R_time,
132     input [4:0]choose_A,
133     input A_or_R);
134 reg [7:0]r_out;
135 always @(A_or_R, choose_A, R_time, A_time0, A_time1, A_time2, A_time3, A_time4) begin
136     if(~A_or_R) begin
137         casex(choose_A)
138             5'bxxxx1: r_out = A_time0;
139             5'bxxx10: r_out = A_time1;
140             5'bxx100: r_out = A_time2;
141             5'bx1000: r_out = A_time3;
142             5'b10000: r_out = A_time4;
143             default: r_out = R_time;
144         endcase
145     end
146     else
147         r_out = R_time;
148     end
149     assign out = r_out;
150 endmodule

```

Figure 11: *multiplexer* port Verilog code

When *BCD_decoder* block receive value from multiplexer port, it will be decoded and displayed 7-segment LED.

```

1 //decode BCD to 7-segment LEDs
2 module BCD_decoder(output [6:0]out_led,
3     input [3:0]time_in,
4     input reset);
5     reg [6:0]r_out_led;
6     always @(reset, time_in) begin
7         if(reset == 1)
8             r_out_led = 7'b1000000;
9         else begin
10             case(time_in)
11                 4'd1: r_out_led = 7'b1111001;
12                 4'd2: r_out_led = 7'b0100100;
13                 4'd3: r_out_led = 7'b0110000;
14                 4'd4: r_out_led = 7'b0011001;
15                 4'd5: r_out_led = 7'b0010010;
16                 4'd6: r_out_led = 7'b0000010;
17                 4'd7: r_out_led = 7'b1111000;
18                 4'd8: r_out_led = 7'b0000000;
19                 4'd9: r_out_led = 7'b0010000;
20                 default: r_out_led = 7'b1000000;
21             endcase
22         end
23     end
24     assign out_led = r_out_led;
25 endmodule
26

```

Figure 12: *BCD_decoder* block Verilog code

In this design, 6 *BCD_decoder* blocks is used to support the display of 6 7-segment LED, each hour - minute - second value will use 2 blocks to represent the whole and decimal part of that value.

2.8. Main block

alarm_clock block is the main block including all of the above blocks. This unit is used to wire and link all the above blocks together to create a complete alarm clock.

```

1 module alarm_clock (output [4:0]BEEPING,           //5 leds used to beep 5 alarms
2                    output [13:0]HH_clock,         //2 7-segment LEDs
3                    output [13:0]MM_clock,         //2 7-segment LEDs
4                    output [13:0]SS_clock,         //2 7-segment LEDs
5
6                    input reset,                   //1 switch
7                    input clk,
8                    input [6:0]set_time,          // 7 switch use to set alarm's time
9                    input [2:0]set_H_M_S,         // 3 button use to save alarm's time
10                   input [4:0]five_alarm,         // use 5 switches
11                   input change_real_time,        // 1 switch to set real time
12                   input see_alarm_time);         // see alarm time
13
14 wire clk_1s; // 1s clock
15 slowclock set_1s_clk(clk, reset, clk_1s);
16
17 wire [7:0] A_hour[4:0];
18 wire [7:0] A_min[4:0];
19 wire [7:0] A_sec[4:0];
20 wire [7:0] five_a;
21
22 wire [7:0] hour;
23 wire [7:0] min;
24 wire [7:0] sec;
25
26 wire w_check;
27 wire [2:0]w_H_M_S;
28 check_time_in check(.check_out(w_check), .H_M_S(w_H_M_S),
29                    .time_in({1'b0, set_time}), .is_hour(set_H_M_S));
30
31 wire w_alarm_t;
32 wire w_real_t;
33 demux dmp(.out_A(w_alarm_t), .out_R(w_real_t),
34          .enable(change_real_time), .in(w_check));
35 save_input SI(.A_hour0(A_hour[0]), .A_hour1(A_hour[1]), .A_hour2(A_hour[2]), .A_hour3(A_hour[3]), .A_hour4(A_hour[4]),
36             .A_min0(A_min[0]), .A_min1(A_min[1]), .A_min2(A_min[2]), .A_min3(A_min[3]), .A_min4(A_min[4]),
37             .A_sec0(A_sec[0]), .A_sec1(A_sec[1]), .A_sec2(A_sec[2]), .A_sec3(A_sec[3]), .A_sec4(A_sec[4]),
38             .set_H_M_S(w_H_M_S), .set_time({1'b0, set_time}), .five_alarm(five_alarm), .check_in(w_alarm_t),
39             .reset(reset), .clock(clk));
40
41 counter cout(.hour(hour), .min(min), .sec(sec), .clk(clk_1s), .reset(reset),
42             .set_time({1'b0, set_time}), .enable(w_H_M_S), .save(w_real_t));
43
44 wire [4:0]auto_reset; //stop beeping after 60s
45 wire [4:0]turn_on;    //beeping
46 //alarm 1

```

Figure 13: *alarm_clock* block Verilog code

```

47 | compare_with_alarm comparator_A1(.on(turn_on[0]),
48 |     .a_hour(A_hour[0]), .hour(hour), .a_min(A_min[0]), .min(min), .a_sec(A_sec[0]), .sec(sec),
49 |     .on_or_off(five_alarm[0]), .rst(reset), .auto_rst(auto_reset[0]));
50 | beep bp_A1(.beeping(BEEPING[0]), .auto_reset(auto_reset[0]),
51 |     .clk(clk_1s), .on(turn_on[0]), .reset(reset));
52 | //alarm 2
53 | compare_with_alarm comparator_A2(.on(turn_on[1]),
54 |     .a_hour(A_hour[1]), .hour(hour), .a_min(A_min[1]), .min(min), .a_sec(A_sec[1]), .sec(sec),
55 |     .on_or_off(five_alarm[1]), .rst(reset), .auto_rst(auto_reset[1]));
56 | beep bp_A2(.beeping(BEEPING[1]), .auto_reset(auto_reset[1]),
57 |     .clk(clk_1s), .on(turn_on[1]), .reset(reset));
58 | //alarm 3
59 | compare_with_alarm comparator_A3(.on(turn_on[2]),
60 |     .a_hour(A_hour[2]), .hour(hour), .a_min(A_min[2]), .min(min), .a_sec(A_sec[2]), .sec(sec),
61 |     .on_or_off(five_alarm[2]), .rst(reset), .auto_rst(auto_reset[2]));
62 | beep bp_A3(.beeping(BEEPING[2]), .auto_reset(auto_reset[2]),
63 |     .clk(clk_1s), .on(turn_on[2]), .reset(reset));
64 | // alarm 4
65 | compare_with_alarm comparator_A4(.on(turn_on[3]),
66 |     .a_hour(A_hour[3]), .hour(hour), .a_min(A_min[3]), .min(min), .a_sec(A_sec[3]), .sec(sec),
67 |     .on_or_off(five_alarm[3]), .rst(reset), .auto_rst(auto_reset[3]));
68 | beep bp_A4(.beeping(BEEPING[3]), .auto_reset(auto_reset[3]),
69 |     .clk(clk_1s), .on(turn_on[3]), .reset(reset));
70 | // alarm 5
71 | compare_with_alarm comparator_A5(.on(turn_on[4]),
72 |     .a_hour(A_hour[4]), .hour(hour), .a_min(A_min[4]), .min(min), .a_sec(A_sec[4]), .sec(sec),
73 |     .on_or_off(five_alarm[4]), .rst(reset), .auto_rst(auto_reset[4]));
74 | beep bp_A5(.beeping(BEEPING[4]), .auto_reset(auto_reset[4]),
75 |     .clk(clk_1s), .on(turn_on[4]), .reset(reset));
76 |
77 | //display hour
78 | wire [7:0]w_hour;
79 |
80 | mux mux_H(.out(w_hour),
81 |     .A_time0(A_hour[0]), .A_time1(A_hour[1]), .A_time2(A_hour[2]), .A_time3(A_hour[3]), .A_time4(A_hour[4]),
82 |     .R_time(hour), .choose_A(five_alarm), .A_or_R(see_alarm_time));
83 | BCD_decoder _H(.out_led(HH_clock[6:0]), .time_in(w_hour[3:0]), .reset(reset));
84 | BCD_decoder _H(.out_led(HH_clock[13:7]), .time_in(w_hour[7:4]), .reset(reset));
85 |
86 | //display minute
87 | wire [7:0]w_min;
88 |
89 | mux mux_M(.out(w_min),
90 |     .A_time0(A_min[0]), .A_time1(A_min[1]), .A_time2(A_min[2]), .A_time3(A_min[3]), .A_time4(A_min[4]),
91 |     .R_time(min), .choose_A(five_alarm), .A_or_R(see_alarm_time));
92 | BCD_decoder _M(.out_led(MM_clock[6:0]), .time_in(w_min[3:0]), .reset(reset));
93 | BCD_decoder _M(.out_led(MM_clock[13:7]), .time_in(w_min[7:4]), .reset(reset));
94 |
95 | // display second
96 | wire [7:0]w_sec;
97 |
98 | mux mux_S(.out(w_sec),
99 |     .A_time0(A_sec[0]), .A_time1(A_sec[1]), .A_time2(A_sec[2]), .A_time3(A_sec[3]), .A_time4(A_sec[4]),
100 |     .R_time(sec), .choose_A(five_alarm), .A_or_R(see_alarm_time));
101 | BCD_decoder _S(.out_led(SS_clock[6:0]), .time_in(w_sec[3:0]), .reset(reset));
102 | BCD_decoder _S(.out_led(SS_clock[13:7]), .time_in(w_sec[7:4]), .reset(reset));
103 |
104 |
105 | endmodule

```

Figure 14: *alarm_clock* block Verilog code

IV. SIMULATION

1. Modelsim Simulation

In Modelsim simulation, the slowclock block is ignored to make it easier to see.

In Modelsim simulation, the real time value is changed to 00h00'20 ", then assign 5 alarms in values from 00h00'30 " to 00h00'34 " respectively.

```

1 timescale 1ns/1ns
2 module testbench_BTL();
3     wire [4:0]BEEPING; //5 leds used to beep 5 alarms
4     wire [13:0]HH_clock; //2 7-segment LEDs
5     wire [13:0]MM_clock; //2 7-segment LEDs
6     wire [13:0]SS_clock; //2 7-segment LEDs
7
8
9     reg reset; //1 switch
10    reg clk;
11    reg [6:0]set_time; // 7 switch use to set alarm's time
12    reg [2:0]set_H_M_S; // 3 button use to save alarm's time
13    reg [4:0]five_alarm; // use 5 switches
14    reg change_real_time; // 1 switch to set real time
15    reg see_alarm_time;
16
17    alarm_clock uut(.BEEPING(BEEPING), .HH_clock(HH_clock), .MM_clock(MM_clock), .SS_clock(SS_clock),
18    .reset(reset), .clk(clk),
19    .set_time(set_time), .set_H_M_S(set_H_M_S), .five_alarm(five_alarm), .change_real_time(change_real_time), .see_alarm_time(see_alarm_time));
20    always #5 clk = ~clk;
21
22    initial begin
23        reset = 1;
24        clk = 1;
25        set_time = 0;
26        set_H_M_S = 3'b111;
27        change_real_time = 0;
28        see_alarm_time = 1;
29        five_alarm = 0; #10;
30        reset = 0;
31        change_real_time = 1;
32        set_H_M_S = 3'b110;
33        set_time = 7'h20; #20;
34        change_real_time = 0; #10;
35        set_time = 7'h40;
36        five_alarm = 5'b00001; #20;
37        set_time = 7'h41;
38        five_alarm = 5'b00010; #20;
39        set_time = 7'h42;
40        five_alarm = 5'b00100; #20;
41        set_time = 7'h43;
42        five_alarm = 5'b01000; #20;
43        set_time = 7'h44;
44        five_alarm = 5'b10000; #20;
45        set_H_M_S = 3'b111; #20;
46        five_alarm = 5'b11111; #300;
47        five_alarm = 0; #60;
48        $stop;
49    end
50 endmodule
51
52

```

Figure 15: Testbench Verilog code for the Alarm clock system




Figure 16: Waveform simulates for Alarm clock

2. Simulation on Altera DE2i Board

2.1. Import Assignments

| Node Name | Direction | Location | I/O Bank | VREF Group | I/O Standard | Reserved | Current Strength | Slew Rate |
|--------------|-----------|----------|----------|------------|-----------------|----------|------------------|-------------|
| BEeping[4] | Output | PIN_T21 | 5 | B5_N1 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| BEeping[3] | Output | PIN_W25 | 5 | B5_N0 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| BEeping[2] | Output | PIN_V27 | 5 | B5_N0 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| BEeping[1] | Output | PIN_T24 | 5 | B5_N0 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| BEeping[0] | Output | PIN_T23 | 5 | B5_N0 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| HH_clock[13] | Output | PIN_D12 | 8 | B8_N1 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| HH_clock[12] | Output | PIN_C12 | 8 | B8_N1 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| HH_clock[11] | Output | PIN_C11 | 8 | B8_N1 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| HH_clock[10] | Output | PIN_C10 | 8 | B8_N0 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| HH_clock[9] | Output | PIN_F9 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| HH_clock[8] | Output | PIN_F8 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| HH_clock[7] | Output | PIN_E10 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| HH_clock[6] | Output | PIN_E9 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| HH_clock[5] | Output | PIN_D9 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| HH_clock[4] | Output | PIN_D8 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| HH_clock[3] | Output | PIN_C9 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| HH_clock[2] | Output | PIN_C8 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| HH_clock[1] | Output | PIN_B10 | 8 | B8_N0 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| HH_clock[0] | Output | PIN_B9 | 8 | B8_N1 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| MM_clock[13] | Output | PIN_B6 | 8 | B8_N1 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| MM_clock[12] | Output | PIN_A11 | 8 | B8_N0 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| MM_clock[11] | Output | PIN_A6 | 8 | B8_N1 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| MM_clock[10] | Output | PIN_A7 | 8 | B8_N1 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| MM_clock[9] | Output | PIN_A9 | 8 | B8_N1 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| MM_clock[8] | Output | PIN_A10 | 8 | B8_N0 | 2.5 V (default) | | 16mA (default) | 2 (default) |

Figure 17: Pins Assignment to output values

| Node Name | Direction | Location | I/O Bank | VREF Group | I/O Standard | Reserved | Current Strength | Slew Rate |
|--------------|-----------|----------|----------|------------|-----------------|----------|------------------|-------------|
| MM_clock[7] | Output | PIN_D3 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| MM_clock[6] | Output | PIN_C3 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| MM_clock[5] | Output | PIN_C4 | 8 | B8_N1 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| MM_clock[4] | Output | PIN_C5 | 8 | B8_N1 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| MM_clock[3] | Output | PIN_C6 | 8 | B8_N1 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| MM_clock[2] | Output | PIN_C7 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| MM_clock[1] | Output | PIN_A13 | 8 | B8_N0 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| MM_clock[0] | Output | PIN_A14 | 8 | B8_N0 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| SS_clock[13] | Output | PIN_D4 | 8 | B8_N1 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| SS_clock[12] | Output | PIN_D5 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| SS_clock[11] | Output | PIN_E3 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| SS_clock[10] | Output | PIN_E4 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| SS_clock[9] | Output | PIN_E6 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| SS_clock[8] | Output | PIN_D7 | 8 | B8_N1 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| SS_clock[7] | Output | PIN_D10 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| SS_clock[6] | Output | PIN_F10 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| SS_clock[5] | Output | PIN_F4 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| SS_clock[4] | Output | PIN_F6 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| SS_clock[3] | Output | PIN_AG30 | 5 | B5_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| SS_clock[2] | Output | PIN_F7 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| SS_clock[1] | Output | PIN_G7 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |
| SS_clock[0] | Output | PIN_G8 | 8 | B8_N2 | 2.5 V (default) | | 16mA (default) | 2 (default) |

Figure 18: Pins Assignment to output values

| | | | | | | | |
|----|------------------|-------|----------|---|-------|-----------------|----------------|
| in | change_real_time | Input | PIN_C30 | 6 | B6_N0 | 2.5 V (default) | 16mA (default) |
| in | clk | Input | PIN_AJ16 | 4 | B4_N2 | 2.5 V (default) | 16mA (default) |
| in | five_alarm[4] | Input | PIN_N26 | 6 | B6_N2 | 2.5 V (default) | 16mA (default) |
| in | five_alarm[3] | Input | PIN_R26 | 6 | B6_N2 | 2.5 V (default) | 16mA (default) |
| in | five_alarm[2] | Input | PIN_R29 | 6 | B6_N2 | 2.5 V (default) | 16mA (default) |
| in | five_alarm[1] | Input | PIN_P30 | 6 | B6_N2 | 2.5 V (default) | 16mA (default) |
| in | five_alarm[0] | Input | PIN_R30 | 6 | B6_N2 | 2.5 V (default) | 16mA (default) |
| in | reset | Input | PIN_H25 | 6 | B6_N0 | 2.5 V (default) | 16mA (default) |
| in | see_alarm_time | Input | PIN_AE26 | 5 | B5_N2 | 2.5 V (default) | 16mA (default) |
| in | set_H_M_S[2] | Input | PIN_AF30 | 5 | B5_N2 | 2.5 V (default) | 16mA (default) |
| in | set_H_M_S[1] | Input | PIN_AE25 | 5 | B5_N2 | 2.5 V (default) | 16mA (default) |
| in | set_H_M_S[0] | Input | PIN_AA26 | 5 | B5_N2 | 2.5 V (default) | 16mA (default) |
| in | set_time[6] | Input | PIN_T28 | 6 | B6_N2 | 2.5 V (default) | 16mA (default) |
| in | set_time[5] | Input | PIN_U21 | 5 | B5_N1 | 2.5 V (default) | 16mA (default) |
| in | set_time[4] | Input | PIN_AB30 | 5 | B5_N1 | 2.5 V (default) | 16mA (default) |
| in | set_time[3] | Input | PIN_C2 | 8 | B8_N2 | 2.5 V (default) | 16mA (default) |
| in | set_time[2] | Input | PIN_V21 | 5 | B5_N1 | 2.5 V (default) | 16mA (default) |
| in | set_time[1] | Input | PIN_U30 | 5 | B5_N0 | 2.5 V (default) | 16mA (default) |
| in | set_time[0] | Input | PIN_V28 | 5 | B5_N0 | 2.5 V (default) | 16mA (default) |

Figure 19: Pins Assignment to input values

2.2. Simulation image on the Altera DE2i Board

The following pictures show the cases when assigning alarms have values from 00h01'00 " to 00h01'04 " respectively.




Figure 20: Image of the Board when the reset button is activated



Figure 21: Image of Board when the reset button isn't activated




Figure 22: Image of Board when 1st, 3rd, 5th alarm is notified




Figure 23: Image of Board when 2nd, 4th alarm is notified




Figure 24: Image of the Board when all alarms are turned off manually

V. CONCLUSIONS AND FUTURE WORD

The alarm clock system designed and implemented by FPGA is more flexible and easier to deploy than control based on PLC microcontroller.

In this design, the team uses 5 LEDs to independently notify 5 alarms, the purpose is to make it easier to observe and test. However, according to what I have shown, we can easily improve to achieve a standard alarm clock system without changing the design too much.

The limitation of this project is not to design the most optimal system of resources to use as well as reduce latency to a minimum. I expect to receive more advises from teachers to improve the system.

REFERENCES

1. <http://www.digilentinc.com/>
2. <http://kitboardmach.blogspot.com/2017/11/altera-de2-board-mach-thi-nghiem-fpga.html>
3. https://forums.intel.com/s/question/0D50P00003yyRotSAE/how-to-create-a-simple-alarm-clock-using-verilog-code-and-run-it-on-fpga-board?language=en_US
4. Steve Kilts . (2007) . *Advanced FPGA design*.
Book source: <https://onlinelibrary.wiley.com/doi/book/10.1002/9780470127896>
5. Image source:
[1] :<http://kitboardmach.blogspot.com/2014/10/kit-bo-mach-de2i-150-fpga-development.html>

All of the links above had their last visit on December 7, 2019