

**Conceptos Basicos** 





**Conceptos Basicos** 




Sale una tarta empaquetada cada 50 s


Concurrencia Nivel CPU
Concurrencia Nivel Instruccion







Concurrencia Nivel CPU
Concurrencia Nivel Instruccion















(c) Ejecución en Pipeline

#### PIPELINE RASPBERRY PI



FE1: Se solicita la direccion de la instruccion FE2: La prediccion se realiza en esta etapa

DECODE: La instruccion es decodificada

ISSUE: Se leen los registros y se emite la instruccion

SHIFT: Operaciones requeridas de cambios

ALU: Operaciones

SATURATE: Datos forzados para ser enteros

MAC: Etapas para multiples instrucciones

WBEX: Ultima etapa

ADDRESS: Direcciones para acceso a memoria

DC1: Etapas para el procesamiento de direcciones por la logica del cache de datos

WBLS: Ultima etapa se registra todos los cambios realizados en la memoria de ubicaciones

# ARQUITECTURA CORE 17

#### 4th Generation Intel® Core™ Processor Die Map 22nm Tri-Gate 3-D Transistors System Agent, Display Соге Соге Соге Соге Engine & Memory Processor Controller Graphics including Display, PCIe and DMI IOs Shared L3 Cache\*\*

Memory Controller I/O

