VLSI Design Tutorial - Magic

Abhishek Srivastava

Assistant Professor

CVEST, IIIT Hyderabad

Vedant Mundheda, Karan Mirakhor, Rahul Kashyap Teaching Assistants



INTERNATIONAL INSTITUTE OF INFORMATION TECHNOLOGY

HYDERABAD

About Magic

- MAGIC has its backronym as Manhattan Artwork Generator for Integrated Circuits.
- MAGIC is a venerable and easy to use VLSI layout tool.
- Magic features real-time design rule checking, something that some costly commercial VLSI design software packages don't feature
- Magic is based on "scalable CMOS" style of design using "lambda-based" dimensions.
- This Layout tool helps to identify the hidden parasitics in the design
- MAGIC is available on Linux. For Windows, additional installations are required.

Abhishek Srivastava 1/30

Instructions to Download and Install Magic

- Instructions for Ubuntu/Linux (Recommended):
 Download by executing the following bash command:
 - sudo apt-get install magic

To run:

- Open .bashrc in your home directory
- Write export PATH=\$PATH:/usr/bin/magic
- Type source .bashrc in terminal
- Now you can run Magic by just typing magic/magic < layout name >.mag anywhere in terminal
- Instructions for Windows : To Download and Install
 - Visit : http://opencircuitdesign.com/cygwin/magic.html
 To run :
 - Open the Cygwin terminal.
 - Start the X-server using *startxwin*.
 - Then xclock and analog clock should be displayed.

– You can run Magic by just typing magic.

Abhishek Srivastava 2 / 30

Magic Setup (Follow all Steps) - 1

- Recommended to use a **MOUSE**.
- Magic contains 2 windows:
 Layout window (Designing) and
 Console Window (Commands)
 In the Layout window,
- lacktriangle Press g to view grid
- The grid is a square predefined with λ dimensions in the Layout window
- To change the grid dimensions : Go to View -> Select a Grid Dimension
- Go to *Options* and Click on *Toolbar*
- The toolbar contains all design essentials necessary for a layout for example nwell, pwell, pdiffusion layer, polysilicon, pdcontact etc.



Figure: Layout Window

```
Concerning of young point, galaxy grip

This statement years are

This
```

Figure: Console Window

Abhishek Srivastava 3 / 30

Magic Setup (Follow all Steps) - 2

- Keep the Technology File "SCN6M_DEEP.09.tech27" in your current directory.
- Type this command to open a layout with the given Technology file:

```
magic -T SCN6M_DEEP.09.tech27 
<a href="mageta"></a>clayout name>.mag
```

■ To check the Technology File:
Go to Options
Open Tech Manager - Technology
should be scmos(version 2001a)
Technology File: 180nm
(TSMC 180nm.txt)

```
Technology: scmos (version 2001a)

Technology: scmos (version 2001a)

SCMOS: Submit as technology.lambda: SCN6M_DEEP.09 (to process: TSMC18)

Microns per lambda (CIF): 0.09

Internal units per lambda: 1 / 1.

CIF input style: lambda=0.09(p) Microns/lambda=0.09

Entract style: lambda=0.09(p) Microns/lambda=0.09

Entract style: TSMC0.18um(tsmc18)from:11b
```

Figure: Tech Manager

Abhishek Srivastava 4 / 30

Basic Maneuverability in MAGIC

It's considered that whole area is a *pwell*

■ To select a square in MAGIC

Use *left-mouse click* to select bottom left vertex and *right-mouse click* at the diagonally opposite vertex of required cell block to select it.

■ To paint an area inside a square

After selecting the box, from the tool-bar select the *material* to fill in the box by clicking on the Scroll-wheel on the mouse. If you don't have a mouse, write *paint* <*material* name> in the console window.

■ To erase an area inside a square

To erase material from the selected box, click the Scroll-wheel on the mouse over an empty area (P-well).

If you don't have a mouse, write *erase* in the console window.

Abhishek Srivastava 5 / 30

Lambda Based Design Rules

- Lambda(λ) = 90nm (By default equivalent to 1 grid side) Lambda is a scale factor used to define the minimum technology geometry . Layout items are aligned to a grid which represents a basic unit of spacing determined by the <technology file>.
- Minimum Permissible dimensions of the following parameters in terms of ' λ ':
- N-well = 12λ
- pdiffusion = 3λ
- ndiffusion = 3λ
- Channel Length = 2λ
- Width NMOS = 4λ
- Width PMOS = 8λ
- Width of Source and Drain of MOS = 5λ

• Contact = 4λ

Abhishek Srivastava 6 / 30

Complementary MOS Gates

- Pull-up network consisting of p-type devices.
- Pull-down network consisting of n-type devices.





Figure: Pull-up and Pull-down logic of CMOS Gates

Abhishek Srivastava 7/30

nMOS and pMOS






Figure: n-channel MOSFET

Figure: p-channel MOSFET


Acknowledgement:

https://rmd.ac.in/dept/ece/Supporting_Online_%20Materials/6/VLSI/unit1.pdf

Abhishek Srivastava 8 / 30

CMOS Inverter

- Consists of a pMOS and a nMOS connected in the following fashion.
- Stick diagram explains the positioning of p diffusion, n diffusion and polysilicon positioning.



Abhishek Srivastava 9/30

Physical layout of an Inverter




Figure: Layout of an Inverter

Abhishek Srivastava 10 / 30

- After selecting a box of dimensions $25\lambda^*23\lambda$, from the tool-bar select the *nwell* by clicking on the Scroll-wheel on the mouse.
- If you don't have a mouse, write *paint nwell* in the console window.




Figure: nwell as seen in the Layout Window

■ Select a smaller region within the *nwell* of $12\lambda^*8\lambda$ to make a pdiffusion layer.




Figure: pdiffusion layer for the p-MOSFET

■ Select poly-silicon to act as the Gate of channel length 2λ for the MOSFET.




Figure: poly-silicon as the gate for p-MOSFET

Abhishek Srivastava 13 / 30

- \blacksquare To make n-MOSFET, select the $n\text{-}diffusion\ layer\ from\ the\ toolbar}$
- Then, Select poly-silicon to act as gate for the n-MOSFET




Figure: Making n-MOSFET for the CMOS inverter

- Place metal-1 over p-MOSFET Source to act as VDD.
- Place metal-1 below n-MOSFET source to act as GND.




Figure: metal-1 as the VDD and GND for MOSFETs

Abhishek Srivastava 15 / 30

- Place *pdcontact* to connect *p-MOSFET* Source to VDD.
- Place ndcontact to connect n-MOSFET Source to GND.




Figure: Connect Source of MOSFETs to VDD and GND

Abhishek Srivastava 16 / 30

- Connect pdiffusion layer and ndiffusion layer using metal-1.
- Select pdcontact and ndcontact to connect the Drains of p-MOSFET and n-MOSFET respectively.




Figure: pdcontact and ndcontact as the Drain for MOSFETs

- Select *metal-1* to make an Input terminal for CMOS inverter.
- Place polycontact over poly-silicon and metal-1 input terminal




Figure: Making an Input terminal for CMOS Inverter

Abhishek Srivastava 18 / 30

■ Label the VDD, Ground, Input and Output terminals in the Layout using *label* command. Type *label <name>*

```
Elle Console Edit Interp Prefs History Help

color
layout
Usage: windownames [all | client_type]
Valid window types are:
nettist
color
layout
t label vid
t from space to metall in cell inverter pic.
t label vid
t label gid
Moving label 'gid' from space to metall in cell inverter pic.
```

Figure: Labeling VDD, GND, In, Out

Abhishek Srivastava 19 / 30

- This is the final layout design for a CMOS Inverter
- Now, the layout is ready to be extracted and tested in ngspice.




Figure: Labeling VDD, GND, In, Out

Abhishek Srivastava 20 / 30

Saving Layout and Converting to Netlist

In Console Window

- To Save, Type save <file name>.mag e.g. save inverter.mag
- To extract netlist, Type extract all. This gives .ext format netlist.
- To convert into a spice netlist, Type ext2spice -c <minimum parasitic capacitance value> <file name>.ext
- The values above the minimum Capacitance value will be shown in the netlist. e.g. ext2spice -c 1fF inverter.ext
- You can also type <cmin> or leave the field blank to get all capacitance values in the netlist. e.g. ext2spice -c cmin inverter.ext or ext2spice -c inverter.ext

Abhishek Srivastava 21 / 30

Compiling and executing netlist in NGSPICE

Open spice netlist in a text editor as vim <file name>.spice

- Now to run the file in *ngspice* add the Supply, VDD and Gnd nodes and change the names of the *MOSFETs* to the ones as per your technology file.
- If required, add an input Voltage to test your circuits and plot the outputs accordingly.

```
* SPICE3 file created from inverter.ext - technology: scmos ..option scale=0.09u
M1000 out in vdd w_n8_n5# pfet w=8 l=2 + ad=30 pd=26 as=30 ps=26
M1001 out in gnd Gnd nfet w=4 l=2 + ad=20 pd=18 as=20 ps=18
```

Figure: Extracted Netlist from Magic

```
Inverter Magic circuit

.include TSMC_1800m.txt
.pprom_SMPPVvi.8
.pprom_SMPPvi.8
.
```

Figure: Netlist edited for NGSPICE

Abhishek Srivastava 22 / 30

Pre and Post Layout Analysis

Running the Pre layout and Post Layout Netlist in NGSPICE

- By analysing the Plots we can infer the affects of the Parasitic on the Circuit Design
- The Delay in the Pre Layout Plots comes out to be 2.8ns whereas in Post Layout Plots the delay 2.9ns.




Figure: Pre Layout Plot



Figure: Post Layout Plot

Abhishek Srivastava 23 / 30

Understanding Errors (DRC) I

- Every time you paint or erase, and every time you move a cell or change an array structure, Magic rechecks the area you changed to be sure you haven't violated any of the layout rules.
- If you do violate rules, Magic will display little white dots in the vicinity of the violation.




Figure: White dots signifying an error

Abhishek Srivastava 24 / 30

Understanding Errors (DRC) II

- In many cases, the reason for a design-rule violation will be obvious to you as you see the error paint. But when it's not obvious, Magic provides several commands for you to use to find violations and figure what's wrong.
- Command to be used as drc option
- To see why an error is coming, place the box around the error paint and invoke the command
 drc why
 This command will recheck the area underneath the box, and prin
 - This command will recheck the area underneath the box, and print out the reasons for any violations that were found.
- If you're working in a large cell, it may be hard to see the error paint. To help locate the errors, select a cell and then use the command

drc find [nth]

Abhishek Srivastava 25 / 30

Importing a Design to Another Design

- Use command *getcell <layout name>* to import a design into another design.
- This design in not editable from the current file, because it's just a copy of the imported design. (It is just a reference)
- If you change the parent layout, the layout in the current file will also change.
- \blacksquare Select an imported layout and press x to make the layout visible.



Figure: Importing layout into another design

Abhishek Srivastava 26 / 30

Important Shortcuts (Macros) I

- $\blacksquare g: \text{Show/ Unshow Grid}$
- Scroll-Wheel button : Fills clicked material in Selected box
- z: ZOOM IN
- \blacksquare Shift + z : ZOOM OUT
- u: UNDO
- r: REDO
- \blacksquare a: Will select everything in the chosen box
- Shift + a: Will select everything in the chosen box + Keep previously selected material

y: Same as drc why

Abhishek Srivastava 27 / 30

Important Shortcuts (Macros) II

- s: Typing s several times without moving the cursor selects a slightly larger piece of material.
 - The first s selects a chunk of same material.
 - The second s selects a region (all of the blue material in the region underneath the cursor, rectangular or not).
 - The third s selects a net (all of the material that is electrically connected to the original chunk)
- c : Select the box (area) you want to COPY, then place your cursor where you want to COPY, then press c.
- \bullet d: Select a box you want to DELETE and press d.
- $Keypad \ 2,4,6,8$: Move selected material in the direction of Arrows

 \mathbf{x} : Make an imported circuit visible.

Abhishek Srivastava 28 / 30

Important Commands (In Console Window)

- paint: Use paint < material > to paint a part of the layout.
- ullet erase: Use erase < material> to erase a part of the layout.
- label: Use label < name > to label a part of the layout.
- \blacksquare save: Use save < file name > to save the layout.
- extract all: Creates a Magic compatible net-list in .ext format.
- ext2spice: Converts .ext net-list into Spice compatible .spice /.sp net-list.

 \bullet drc: Design rule checker

Abhishek Srivastava 29 / 30

Useful Tutorials

- Fabrication Process of an Inverter http://www.ee.ic.ac.uk/pcheung/teaching/ee4_asic/notes/ 3-cmos_fab_process.pdf
- Stick Diagram and Layout Diagram https://rmd.ac.in/dept/ece/Supporting_Online_ %20Materials/6/VLSI/unit1.pdf
- Magic Official Tutorials (For additional Doubts)
 http://opencircuitdesign.com/magic/magic_docs.html

Abhishek Srivastava 30 / 30