ALU Power Optimization via Clock Gating

1. Introduction

In modern digital systems, power consumption is a critical concern, especially in battery-operated devices and high-performance computing systems. This project focuses on optimizing the power consumption of an **Arithmetic Logic Unit** (**ALU**) using **clock gating** techniques. The ALU is a fundamental component of any processor, and optimizing its power efficiency can significantly impact the overall system performance.

The project involves designing and implementing two versions of a 32-bit ALU:

- 1. Normal ALU: A basic implementation without power optimization.
- 2. **Optimized ALU**: An advanced implementation using **clock** gating and **clock scaling** to reduce power consumption.

The report provides a detailed comparison of the two designs, highlighting the improvements achieved through optimization.

2. Objectives

- Design and implement a 32-bit ALU capable of performing basic arithmetic and logical operations.
- Optimize the ALU design using **clock gating** and **clock scaling** techniques to reduce power consumption.
- Compare the power consumption and performance of the Normal ALU and Optimized ALU.
- Verify the functionality of both ALUs using a testbench.

3. Design Overview

3.1 Normal ALU

- Functionality: Performs addition, subtraction, bitwise AND, OR, XOR, and NOT operations.
- Design:

- o Uses a simple adder/subtractor for arithmetic operations.
- o Operates on 32-bit inputs.
- Basic clock gating to disable the ALU when not in use.
- Power Consumption: 9.956W

3.2 Optimized ALU

• **Functionality**: Performs the same operations as the Normal ALU but with power optimization.

Design:

- Uses a Carry Look-Ahead Adder (CLA) for faster and more efficient arithmetic operations.
- Implements fine-grained clock gating to enable only the required modules based on the operation.
- Incorporates clock scaling to dynamically adjust the clock frequency based on the power mode.
- Isolates the computation of the complement for subtraction to reduce unnecessary switching activity.
- Power Consumption: 0.122W

4. Implementation Details

4.1 Normal ALU Code

```
module project 8(
```

```
input [31:0] A,
input [31:0] B,
input [2:0] Opcode,
input Clk,
input Enable,
output reg [31:0] Result,
```

```
output reg Cout
);
  always @(posedge Clk) begin
    if (Enable) begin
       case (Opcode)
         3'b000: begin // Addition
            {Cout, Result} = A + B;
         end
         3'b001: begin // Subtraction
            {Cout, Result} = A - B;
         end
         3'b010: begin // Bitwise AND
            Result = A \& B;
            Cout = 0;
         end
         3'b011: begin // Bitwise OR
            Result = A \mid B;
            Cout = 0;
         end
         3'b100: begin // Bitwise XOR
            Result = A \wedge B;
            Cout = 0;
         end
         3'b101: begin // Bitwise NOT
```

```
Result = \simA;
           Cout = 0;
         end
         default: begin // Default case (no operation)
           Result = 32'bz;
           Cout = 1'bz;
         end
       endcase
    end else begin // When Enable is low
       Result = 32'bz;
       Cout = 1'bz;
    end
  end
endmodule
4.2 Optimized ALU Code
module CLA_Adder_32bit (
  input [31:0] A, B,
  input Cin,
  output [31:0] Sum,
```

output Cout

wire [31:0] G, P;

wire [32:0] C;

);

```
assign G = A \& B;
assign P = A \land B;
```

```
assign C[0] = Cin; // Initial carry-in
assign C[1] = G[0] | (P[0] \& C[0]);
assign C[2] = G[1] | (P[1] \& C[1]);
assign C[3] = G[2] | (P[2] & C[2]);
assign C[4] = G[3] | (P[3] \& C[3]);
assign C[5] = G[4] | (P[4] \& C[4]);
assign C[6] = G[5] | (P[5] \& C[5]);
assign C[7] = G[6] | (P[6] \& C[6]);
assign C[8] = G[7] | (P[7] \& C[7]);
assign C[9] = G[8] | (P[8] & C[8]);
assign C[10] = G[9] | (P[9] & C[9]);
assign C[11] = G[10] | (P[10] & C[10]);
assign C[12] = G[11] | (P[11] & C[11]);
assign C[13] = G[12] | (P[12] & C[12]);
assign C[14] = G[13] | (P[13] \& C[13]);
assign C[15] = G[14] | (P[14] & C[14]);
assign C[16] = G[15] | (P[15] \& C[15]);
assign C[17] = G[16] | (P[16] \& C[16]);
assign C[18] = G[17] | (P[17] & C[17]);
```

```
assign C[19] = G[18] | (P[18] & C[18]);
  assign C[20] = G[19] | (P[19] \& C[19]);
  assign C[21] = G[20] | (P[20] & C[20]);
  assign C[22] = G[21] | (P[21] \& C[21]);
  assign C[23] = G[22] | (P[22] & C[22]);
  assign C[24] = G[23] | (P[23] & C[23]);
  assign C[25] = G[24] | (P[24] \& C[24]);
  assign C[26] = G[25] | (P[25] \& C[25]);
  assign C[27] = G[26] | (P[26] & C[26]);
  assign C[28] = G[27] | (P[27] \& C[27]);
  assign C[29] = G[28] | (P[28] \& C[28]);
  assign C[30] = G[29] | (P[29] & C[29]);
  assign C[31] = G[30] | (P[30] & C[30]);
  assign C[32] = G[31] | (P[31] & C[31]); // Final carry-out
  assign Sum = P \land C[31:0];
  assign Cout = C[32];
endmodule
```

module ALU_32bit (

```
input [31:0] A, B,
  input [2:0] Opcode,
  input Clk, Enable,
  output reg [31:0] Result,
  output reg Cout
);
  wire [31:0] CLA Sum;
  wire CLA Cout;
  reg Clk Gated CLA, Clk Gated Logic;
  reg [1:0] Power Mode;
  reg Clk Scaled;
  reg [31:0] B comp isolated;
  // Fine-grained clock gating
  always @(*) begin
    if (Enable && (Opcode == 3'b000 \parallel Opcode == 3'b001))
       Clk Gated CLA = Clk Scaled;
    else
       Clk Gated CLA = 0;
    if (Enable && (Opcode == 3'b010 || Opcode == 3'b011 || Opcode == 3'b100 ||
Opcode == 3'b101))
       Clk Gated Logic = Clk Scaled;
    else
       Clk Gated Logic = 0;
  end
```

```
always @(*) begin
  if (Opcode == 3'b001)
    B comp isolated = \simB + 1;
  else
    B_comp_isolated = B;
end
always @(*) begin
  case (Power_Mode)
    2'b00: Clk Scaled = Clk / 4;
    2'b01: Clk_Scaled = Clk / 2;
    2'b10: Clk Scaled = Clk;
    default: Clk Scaled = Clk;
  endcase
end
// CLA Adder instantiation
CLA Adder 32bit CLA (
  .A(A),
  .B(B comp isolated),
  .Cin(Opcode == 3'b001 ? 1'b0 : 1'b0),
  .Sum(CLA_Sum),
```

```
.Cout(CLA_Cout)
);
// ALU operation
always @(posedge Clk Scaled) begin
  if (Enable) begin
    case (Opcode)
       3'b000: begin // Addition
         Result = CLA_Sum;
         Cout = CLA Cout;
       end
       3'b001: begin // Subtraction
         Result = CLA Sum;
         Cout = ~CLA_Cout;
       end
       3'b010: Result = A & B;
       3'b011: Result = A | B;
       3'b100: Result = A ^ B;
       3'b101: Result = \simA;
     default: Result = 32'b0;
    endcase
    end
    else begin
    Result = 32'b0;
     Cout =1'b0;
```

```
end
endmodule
Testbench
module ALU_32bit_tb;
  reg [31:0] A, B;
  reg [2:0] Opcode;
  reg Clk, Enable;
  wire [31:0] Result;
  wire Cout;
  ALU_32bit uut (
    .A(A),
    .B(B),
    .Opcode(Opcode),
    .Clk(Clk),
    .Enable(Enable),
    .Result(Result),
    .Cout(Cout)
  );
```

```
initial begin
    Clk = 0;
    forever #5 Clk = \simClk;
  end
  initial begin
    Enable = 1;
    Opcode = 3'b000;
    A = 32'h0000 0003;
    B = 32'h0000\_0005;
    #10;
    display("Addition: A = \%h, B = \%h, Result = \%h, Cout = \%b", A, B, Result,
Cout);
    Opcode = 3'b001;
    A = 32'h0000_0003;
    B = 32'h0000\_0005;
    #10;
    $display("Subtraction: A = %h, B = %h, Result = %h, Cout = %b", A, B,
Result, Cout);
```

```
Opcode = 3'b010;
A = 32'h0000 00FF;
B = 32'h0000 	ext{ 0F0F};
#10;
display("AND: A = \%h, B = \%h, Result = \%h", A, B, Result);
Opcode = 3'b011;
A = 32'h0000 00FF;
B = 32'h0000 	ext{ 0F0F};
#10;
display("OR: A = \%h, B = \%h, Result = \%h", A, B, Result);
Opcode = 3'b100;
A = 32'h0000 00FF;
B = 32'h0000 	ext{ 0F0F};
#10;
display("XOR: A = \%h, B = \%h, Result = \%h", A, B, Result);
Opcode = 3'b101;
A = 32'h0000\_00FF;
#10;
```

```
Enable = 0;
Opcode = 3'b000;
A = 32'h0000_0005;
B = 32'h0000_0003;
#10;
$display("Disabled ALU: A = %h, B = %h, Result = %h, Cout = %b", A, B, Result, Cout);
$stop;
end
```

display("NOT: A = %h, Result = %h", A, Result);

endmodule

5. Power Optimization Techniques

5.1 Clock Gating

- **Fine-grained clock gating**: Only the required modules (e.g., CLA for arithmetic operations, logic gates for bitwise operations) are clocked based on the operation being performed.
- **Enable signal**: The ALU is disabled when not in use, reducing dynamic power consumption.

5.2 Clock Scaling

- The clock frequency is dynamically adjusted based on the power mode:
 - o Low Power Mode: Clock frequency reduced to 25% of the original.


- Medium Power Mode: Clock frequency reduced to 50% of the original.
- o High Power Mode: Clock frequency remains unchanged.


5.3 Carry Look-Ahead Adder (CLA)

 The CLA reduces the propagation delay and switching activity, leading to lower power consumption compared to a simple adder.

6. Results and Analysis

• 6.1 Power Consumption






ALU Type	Power Consumption
Normal ALU	9.956W
Optimized ALU	0.122W

• The **Optimized ALU** achieves a **98.8% reduction** in power consumption compared to the Normal ALU.





• Both ALUs were tested using a testbench, and the results are as follows:

Operation	Input A	Input B	Result	Cout
Addition	00000003	00000005	80000000	0
Subtraction	00000003	00000005	FFFFFFE	1
AND	000000FF	00000F0F	000000F	-
OR	000000FF	00000F0F	00000FFF	-
XOR	000000FF	00000F0F	00000FF0	-
NOT	000000FF	_	FFFFF00	-
Disabled	00000005	00000003	00000000	0

• Both ALUs produce correct results for all operations.

7. Conclusion

- The **Optimized ALU** demonstrates significant improvements in **power efficiency** while maintaining the same functionality as the Normal ALU.
- Techniques like **clock gating**, **clock scaling**, and **CLA** are highly effective in reducing power consumption.
- The project highlights the importance of power optimization in digital design, especially for low-power and high-performance applications.

8. Future Work

- Implement the ALU on an FPGA to measure real-world performance and power consumption.
- Explore additional optimization techniques, such as **operand isolation** and **dynamic voltage scaling**.
- Extend the ALU to support more complex operations, such as multiplication and division, while maintaining power efficiency.

9. References

- 1. Weste, N., & Harris, D. (2010). *CMOS VLSI Design: A Circuits and Systems Perspective*. Pearson Education.
- 2. Rabaey, J. M., Chandrakasan, A., & Nikolic, B. (2003). *Digital Integrated Circuits: A Design Perspective*. Prentice Hall.
- 3. Verilog HDL: A Guide to Digital Design and Synthesis (2nd Edition) by Samir Palnitkar.