EE 230 Experiment - 3

BJT Voltage Amplifiers (CE and CC)

13th August, 2021

Vinamra Baghel 190010070

1 Common-Emitter Amplifier

1.1 Biasing Circuit

```
1 Vinamra Baghel 190010070 Common-Emitter Amplifier: Biasing Circuit
 .model bc547a NPN IS=10f BF=200 ISE=10.3f IKF=50m NE=1.3 BR=9.5 VAF=80 IKR=12m
     ISC=47p NC=2 VAR=10 RB=280 RE=1 RC=40 tr=0.3u tf=0.5n cje=12p vje=0.48 mje
     =0.5 cjc=6p vjc=0.7 mjc=0.33 kf=2f
3 *Netlist
4 r1 cc db 10k
5 r2 db gnd 2.2k
6 rc cc dc 1.2k
re e gnd 1k
_{8} Q c b e bc547a
9 vb db b 0
10 VC dc c 0
11 Vcc cc gnd 12
*Analysis
13 . op
14 .control
15 run
16 print i(vb) i(vc) v(b) v(c) v(e)
17 .endc
18 .end
```

Analysis

The first step is to apply **Thevenin's Theorem** to the base node of the transistor and ground. We can find the Thevenin equivalent of the voltage and resistors R1 and R2 as follows:

$$V_{Th} = \frac{V_{cc}.R_2}{R_1 + R_2} = 2.164V$$
, and $R_{Th} = \frac{R_1.R_2}{R_1 + R_2} = 1.803k\Omega$

We then take the base and emitter branches and apply KVL to find $i_b = 7.22 \,\mu\text{A}$ as follows:

$$V_{Th} - i_b R_{Th} - V_{be} - (\beta + 1) i_b R_E = 0$$

We finally find the other values: $i_c = \beta . i_b = 1.444$ mA, $V_e = (\beta + 1). i_b.R_E = 1.45$ V, $V_b = V_e + 0.7 = 2.15$ V, and $V_c = V_{cc} - i_c.R_C = 10.26$ V.

Simulation


$$\begin{split} i_b &= 11.25 \; \mu \text{A} \\ i_c &= 1.463 \; \text{mA} \\ V_b &= 2.14 \; \text{V} \\ V_c &= 10.24 \; \text{V} \\ V_e &= 1.47 \; \text{V} \end{split}$$

Learnings:

Biasing circuit DC analysis is important to know the operating voltage and transistor conditions.

1.2 Common-Emitter Amplifier (with bypass Capacitor CE): Midband Voltage Gain

```
Vinamra Baghel 190010070 Common-Emitter Amplifier: Midband Voltage Gain
 .model bc547a NPN IS=10f BF=200 ISE=10.3f IKF=50m NE=1.3 BR=9.5 VAF=80 IKR=12m
     ISC=47p NC=2 VAR=10 RB=280 RE=1 RC=40 tr=0.3u tf=0.5n cje=12p vje=0.48 mje
     =0.5 cjc=6p vjc=0.7 mjc=0.33 kf=2f
3 *Netlist
 r1 cc b 10k
 r2 b gnd 2.2k
6 rc cc c 1.2k
7 re e gnd 1k
8 rs in in2 0
9 rl out gnd 100k
 ce e gnd 100u
 c1 in2 b 10u
 c2 c out 10u
13 Q c b e bc547a
14 Vcc cc gnd 12
_{15} Vin in gnd dc 0 ac 10m
*Analysis
17 .ac dec 10 10 10 Meg
18 .control
19 run
20 print v(out) *100
plot vdb(out)
22 .endc
23 .end
```



Midband Voltage Gain = -54.6324

Learnings:

Common-Emitter Amplifiers have **high gain** but poor R_{in} and R_{out} . Common-Collector Amplifiers have gain only unity but good input and output resistances (high R_{in} and low R_{out}). Using them together gives us optimum resistance and gain values.


1.3 Common-Emitter Amplifier (with bypass Capacitor CE): Effect of RL on the Midband Gain


$$R_L = 12 \text{ k}\Omega$$

rl out gnd 12k

$$R_L = 1.2 \text{ k}\Omega$$

rl out gnd 1.2k





- (a) Decibel plot of V_{out} vs frequency for $R_L=12~{\rm k}\Omega$ Gain = -50.3408
- (b) Decibel plot of V_{out} vs frequency for $R_L=1.2~{\rm k}\Omega$ Gain = -27.9142


1.4 Common-Emitter Amplifier (with bypass Capacitor CE): Effect of RS on the Midband Gain


 $R_S = 10 \text{ k}\Omega$

rs in in2 10k

$$R_S = 2.2 \text{ k}\Omega$$

rs in in2 2.2k





- (a) Decibel plot of V_{out} vs frequency for $R_S=10~{\rm k}\Omega$ Gain = -5.47875
- (b) Decibel plot of V_{out} vs frequency for $R_S=2.2~{\rm k}\Omega$ Gain = -18.3715

2 Two-stage Amplifier (CE and CC)

```
1 Vinamra Baghel 190010070 Two Stage Amplifier: Biasing Circuit
_{\rm 2} .model bc547a NPN IS=10f BF=200 ISE=10.3f IKF=50m NE=1.3 BR=9.5 VAF=80 IKR=12m
     ISC=47p NC=2 VAR=10 RB=280 RE=1 RC=40 tr=0.3u tf=0.5n cje=12p vje=0.48 mje
     =0.5 cjc=6p vjc=0.7 mjc=0.33 kf=2f
3 *Netlist
4 rs in in2 0
5 r1 cc b1 10k
6 r2 b1 gnd 2.2k
7 rc cc c1 1.2k
8 re1 e1 gnd 1k
9 re2 de2 gnd 10k
10 rl out gnd 10k
11 cap1 in2 b1 10u
12 cape e1 gnd 100u
13 cap2 e2 out 10u
14 Q1 c1 b1 e1 bc547a
15 Q2 cc b2 e2 bc547a
16 vb2 c1 b2 0
ve2 e2 de2 0
18 Vcc cc gnd 12
19 Vin in gnd dc 0 ac 10m
20 *Analysis
21 .ac dec 10 10 10 Meg
22 .control
23 run
24 print v(out)*100
plot vdb(out)
26 .endc
27 .end
```

2.1 Biasing Circuit - Simulation

```
i_{b2} = 8.075 \,\mu\text{A}
i_{e2} = 957.609 \,\mu\text{A}
```

2.2 Midband Gain




Figure 4: Decibel plot of V_{out} vs frequency

 $\mathrm{Gain} = \textbf{-54.8072}$

Files associated: https://github.com/VNMR-35/EE-230-Lab