# EE 230 Experiment - 2


DC Power Supply

6th August, 2021

Vinamra Baghel 190010070

# 1 Unregulated DC Power Supply (using Bridge Rectifier)

```
Vinamra Baghel 190010070 Unregulated supply with Bridge Rectifier
 .MODEL 1N4007 D IS=6.2229E-9 N=1.9224 RS=0.33636 IKF=42.843E-3 CJ0=764.38E-15 + M
     =0.1001 VJ=0.99900 BV=1000 IBV=1 TT=2.8854E-9
3 *Netlist
4 d1 in1 dum1 1N4007
5 d2 gnd in1 1N4007
_{6} d3 in2 dum3 1N4007
7 d4 gnd in2 1N4007
8 r out gnd 1k
9 c out gnd 100u
vd1 dum1 out dc 0
vd3 dum3 out dc 0
vin in1 in2 sin(0 21.2132 50 0 0)
*Analysis
_{14} .tran 1u 50m
15 .control
16 run
plot v(out)
18 plot i(vd1) i(vd3)
19 .endc
20 .end
```



## Learnings:

A large capacitance decreases ripple but increases response time and so too large a capacitance may cause the initial increase in voltage to not correctly happen.

## 2 DC Power Supply with Zener Diode Regulator

```
1 Vinamra Baghel 190010070 DC Power Supply with Zener Diode Regulator
2 .SUBCKT ZENER_12 1 2
3 D1 1 2 DF
4 DZ 3 1 DR
5 VZ 2 3 10.8
6 .MODEL DF D (IS=27.5p RS=0.620 N=1.10 CJ0=78.3p VJ=1.00 M=0.330 TT=50.1n)
7 . MODEL DR D (IS=5.49f RS=50 N=1.77)
8 . ENDS
9 *Netlist
10 rs in 1 470
11 X gnd 2 ZENER_12
12 rl out 3 1k
vs 1 out dc 0
vz out 2 dc 0
vl 3 gnd dc 0
vin in gnd dc 20
*Analysis
18 . op
19 .control
20 run
print v(out) i(vs) i(vz) i(vl)
22 .endc
23 .end
```

#### a Values of Vout and currents for following

```
For V_{in}=20V,\,R_S=470\Omega,\,R_L=1k\Omega,\,V_{out}=12.26V,\,I_S=16.46mA,\,I_Z=4.20mA,\,I_L=12.26mA.
```

### b Values of Vout and currents for following

```
For V_{in}=20V,\,R_S=470\Omega,\,R_L=500\Omega,\,V_{out}=12.86V,\,I_S=15.17mA,\,I_Z=15.14mA,\,I_L=0.03mA.
```

#### Learnings:

There is a minimum value of the load resistance,  $R_L$  because of Zener activation.

## 3 DC Power Supply with a BJT Series Regulator

```
1 Vinamra Baghel 190010070 DC Power Supply with BJT Series Regulator
 .model bc547a NPN IS=10f BF=200 ISE=10.3f IKF=50m NE=1.3 BR=9.5 VAF=80 IKR=12m
     ISC=47p NC=2 VAR=10 RB=280 RE=1 RC=40 tr=0.3u tf=0.5n cje=12p vje=0.48 mje
     =0.5 cjc=6p vjc=0.7 mjc=0.33 kf=2f
_{\mbox{\scriptsize 3}} .model SL100 NPN IS=100f BF=80 ISE=10.3f IKF=50m NE=1.3 BR=9.5 VAF=80 IKR=12m ISC
     =47p NC=2 VAR=10 RB=100 RE=1 RC=10 tr=0.3u tf=0.5n cje=12p vje=0.48 mje=0.5
     cjc=6p vjc=0.7 mjc=0.33 kf=2f
4 .SUBCKT ZENER_12 1 2
5 D1 1 2 DF
6 DZ 3 1 DR
7 VZ 2 3 10.8
s .MODEL DF D (IS=27.5p RS=0.620 N=1.10 CJ0=78.3p VJ=1.00 M=0.330 TT=50.1n)
9 . MODEL DR D (IS=5.49f RS=50 N=1.77)
10 . ENDS
*Netlist
12 Q1 in 1 out SL100
13 Q2 1 2 3 bc547a
14 X gnd 3 ZENER_12
15 rc in 1 1k
16 r1 out 2 12.5k
17 r2 2 gnd 12.5k
18 rl out gnd 1k
19 vin in gnd dc 20
20 *Analysis
21 . op
22 .control
23 run
24 print all
25 .endc
26 .end
```

```
For V_{in}=20V,\ R_1=R_2=12.5k\Omega,\ R_L=1k\Omega,\ V_{out}=18.89V,\ V_{pot}=9.44V,\ V_{Q1-base}=19.63V,\ V_{Q2-emitter}=9.24V.
```

#### Learnings:

This is the best regulator given its flexibility and performance.

Files associated: https://github.com/VNMR-35/EE-230-Lab