EE 236: Experiment No. 6 Study of NMOS and CMOS Characteristics

Vinamra Baghel, 190010070

March 16, 2022

1 Overview of the experiment

1.1 Aim of the experiment

The following were the aims of the experiment:

- To measure transfer characteristics of NMOS transistor.
- To analyse the effect of body bias on the characteristics of a NMOS transistor.
- To obtain voltage transfer characteristics of CMOS inverter.
- To obtain transfer characteristics of CMOS inverter.

1.2 Methods

The method overview includes constructing circuit netlists according to the standard circuit, simulating them using dc or tran analysis and calculating required parameters for all parts. The first plot required us to plot $I_D - V_{DS}$ characteristics, and calculate r_{DS} , Early Voltage (V_0) , and r_0 . The second and third plots required us to plot $I_D - V_{GS}$ characteristics, and find V_T , g_m and k. The further parts required us to simulate DC and Transient characteristics of a CMOS Inverter and calculate associated values such as Switching Threshold Voltage, rise time, fall time, and propagation delay.

2 Design

2.1 Part 1

The netlist according to the following circuit diagram was made which included an NMOS transistor and voltage sources.




Figure 1: The I-V Characterization Circuit

DC analysis was performed by varying V_{DS} from 0V to 5V in steps of 0.001V and V_{GS} from 2.5V to 4V in steps of 0.5V to obtain the I-V characteristic plots. R_{DS} in the linear region was found using:

$$R_{DS} = \frac{\Delta V_{DS}}{\Delta I_{DS}}$$

 V_0 was found as the x-intercept of the equation in the saturation region:

$$y = mx + c$$

 R_0 in the saturation region was found using:

$$R_0 = \frac{\Delta V_{DS}}{\Delta I_{DS}}$$

2.2 Part 2

 I_D was plotted against V_{GS} , first keeping $V_{DS} = 200mV$ (linear) and then $V_{DS} = 5V$ (saturation). V_T and g_m were found from the plot.

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}}$$

Then, k was found from the slope of the $\sqrt{I_D}$ vs V_{GS} .

$$k = 2. \left(\frac{\Delta\sqrt{I_D}}{\Delta V_{GS}}\right)^2$$

2.3 Part 3

 V_{DS} was set to 200mV. DC analysis was performed by varying V_{GS} from 0V to 5V in steps of 0.001V and V_{SB} from 0V to 4V in steps of 1V to obtain the I-V characteristic plots. V_T values were obtained from the plot and plotted against V_{SB} . γ was calculated from:

$$V_T = V_{T0} + \gamma \cdot (\sqrt{\phi_s - V_{SB}} - \sqrt{\phi_s})$$

2.4 CMOS Inverter DC Characteristics

The netlist according to the following circuit diagram was made which included an NMOS transistor, a PMOS transistor and voltage sources.




Figure 2: The DC Characterization Circuit

DC analysis was performed by varying V_{in} from 0V to 3.3V in steps of 0.01V. This was done for all three: $W_p/W_n = 60\mu m/30\mu m$, $W_p/W_n = 60\mu m/60\mu m$, and $W_p/W_n = 30\mu m/60\mu m$. The corresponding Switching Threshold Voltages were measured as the voltage at which $V_{out} = V_{in}$. Next, supply voltage, V_{DD} , was varied as 1.5 and 3V for $W_p/W_n = 60\mu m/30\mu m$ and plots were obtained.

2.5 CMOS Inverter Transient Charcteristics

Transient analysis was performed with a square wave input of 125MHz frequency, rise and fall times of 20ps on a CMOS Inverter having a load capacitance of 0.05pF and $V_{DD} = 3.3V$.

Rise and Fall times, and Propagation Delay were calculated for $W_p/W_n = 60 \mu m/30 \mu m$, $W_p/W_n = 60 \mu m/60 \mu m$, and $W_p/W_n = 30 \mu m/60 \mu m$.

Then, The supply voltage was varied as $\{2, 2.2, 2.4, 2.6, 2.8, 3, 3.3\}$ V for $W_p/W_n = 60\mu m/30\mu m$ and propagation delays were plotted.

3 Simulation results

3.1 Code snippets

3.1.1 NMOS Part 1

```
Vinamra Baghel 190010070 Part 1 Id-Vds Characteristics
2 .include ALD1105N.txt
4 *Netlist
5 M1 d g s b ALD1105N
6 Vgs g s dc 2.5
7 Vds d s dc 0
8 Vsb s b dc 0
9 Vb b 0 dc 0
*Analysis
.dc Vds 0 5 0.001 Vgs 2.5 4 0.5
14 .control
15 run
16 let Id1 = -I(Vds)[0, 5000]
17 let Id2 = -I(Vds)[5001, 10001]
18 let Id3 = -I(Vds)[10002, 15002]
19 let Id4 = -I(Vds)[15003, 20003]
_{20} let Vds1 = V(d)[0, 5000]
21 let Vds2 = V(d)[5001, 10001]
_{22} let Vds3 = V(d)[10002, 15002]
^{23} let Vds4 = V(d)[15003, 20003]
24 plot Id1 vs Vds1 Id2 vs Vds2 Id3 vs Vds3 Id4 vs Vds4
meas dc i11 find Id1 when Vds1 = 2m
_{27} meas dc i12 find Id1 when Vds1 = 5m
_{28} let rds1 = 3m/(i12-i11)
meas dc i21 find Id2 when Vds2 = 2m
meas dc i22 find Id2 when Vds2 = 5m
_{31} let rds2 = 3m/(i22-i21)
_{32} meas dc i31 find Id3 when Vds3 = 2m
meas dc i32 find Id3 when Vds3 = 5m
_{34} let rds3 = 3m/(i32-i31)
meas dc i41 find Id4 when Vds4 = 2m
meas dc i42 find Id4 when Vds4 = 5m
_{37} let rds4 = 3m/(i42-i41)
38 print rds1 rds2 rds3 rds4
40 meas dc i511 find Id1 when Vds1 = 4900m
meas dc i512 find Id1 when Vds1 = 5
42 let Vo1 = (4900m*i512-5*i511)/(i512-i511)
43 let ro1 = 100m/(i512-i511)
44 meas dc i521 find Id2 when Vds2 = 4900m
_{45} meas dc i522 find Id2 when Vds2 = 5
```

```
16 let Vo2 = (4900m*i522-5*i521)/(i522-i521)
17 let ro2 = 100m/(i522-i521)
18 meas dc i531 find Id3 when Vds3 = 4900m
19 meas dc i532 find Id3 when Vds3 = 5
10 let Vo3 = (4900m*i532-5*i531)/(i532-i531)
10 let ro3 = 100m/(i532-i531)
10 meas dc i541 find Id4 when Vds4 = 4900m
10 meas dc i542 find Id4 when Vds4 = 5
10 let Vo4 = (4900m*i542-5*i541)/(i542-i541)
10 let ro4 = 100m/(i542-i541)
10 print Vo1 Vo2 Vo3 Vo4
10 print ro1 ro2 ro3 ro4
10 let ro4 endc
10
```

3.1.2 NMOS Part 2

```
1 Vinamra Baghel 190010070 Part 2 Id-Vgs Characteristics
2 .include ALD1105N.txt
4 *Netlist
5 M1 d g s b ALD1105N
6 Vgs g s dc 0
7 Vds d s dc 5
8 Vsb s b dc 0
9 Vb b 0 dc 0
*Analysis
12 .dc Vgs 0 5 0.001
14 .control
15 run
_{16} let Id = -I(Vds)
17 let Vdiff = V(g) - V(s)
18 plot Id vs Vdiff
20 meas dc Vt find Vdiff when Id = 1u
meas dc i1 find Id when Vdiff = 4
meas dc i2 find Id when Vdiff = 4010m
_{24} let gm = (i2-i1)/10m
25 print gm
27 let SId = sqrt(Id)
28 plot SId vs Vdiff
29 meas dc si1 find SId when Vdiff = 4
meas dc si2 find SId when Vdiff = 4010m
^{31} let k = 2*((si2-si1)/10m)^2
32 print k
33 .endc
```

3.1.3 NMOS Part 3

```
Vinamra Baghel 190010070 Part 3 Id-Vgs Characteristics
2 .include ALD1105N.txt
4 *Netlist
5 M1 d g s b ALD1105N
6 Vgs g s dc 0
7 Vds d s dc 200m
8 Vsb s b dc 0
9 Vb b 0 dc 0
11 *Analysis
12 .dc Vgs 0 5 0.001 Vsb 0 4 1
14 .control
15 run
16 let Id1 = -I(Vds)[0, 5000]
17 let Id2 = -I(Vds)[5001, 10001]
18 let Id3 = -I(Vds)[10002, 15002]
19 let Id4 = -I(Vds)[15003, 20003]
_{20} let Id5 = -I(Vds)[20004, 25004]
21 let Vdiff = V(g)[0, 5000] - V(s)[0, 5000]
23 plot Id1 vs Vdiff Id2 vs Vdiff Id3 vs Vdiff Id4 vs Vdiff Id5 vs
    Vdiff
meas dc Vt1 find Vdiff when Id1 = 1u
meas dc Vt2 find Vdiff when Id2 = 1u
meas dc Vt3 find Vdiff when Id3 = 1u
meas dc Vt4 find Vdiff when Id4 = 1u
_{29} meas dc Vt5 find Vdiff when Id5 = 1u
30 print Vt1 Vt2 Vt3 Vt4 Vt5
31 .endc
32 .end
```

3.1.4 CMOS1

```
Vinamra Baghel 190010070 CMOS Inverter
.include CMOS.txt

*Netlist
5 M11 out1 in dd dd cmosp L=0.4u W=60u AS={2*60u*0.4u} PS={2*60u +4*0.4u} AD={2*60u*0.4u} PD={2*60u+4*0.4u}
6 M12 out1 in 0 0 cmosn L=0.4u W=30u AS={2*30u*0.4u} PS={2*30u+4*0.4u} AD={2*30u*0.4u} PD={2*30u+4*0.4u}
7 Cl1 out1 0 0.05p
```

```
9 M21 out2 in dd dd cmosp L=0.4u W=60u AS=\{2*60u*0.4u\} PS=\{2*60u*0.4u\}
                 +4*0.4u} AD=\{2*60u*0.4u\} PD=\{2*60u+4*0.4u\}
10 M22 out2 in 0 0 cmosn L=0.4u W=60u AS=\{2*60u*0.4u\} PS=\{2*60u+4*0.4u\}
                 AD = \{2*60u*0.4u\} PD = \{2*60u+4*0.4u\}
11 Cl2 out2 0 0.05p
^{13} M31 out3 in dd dd cmosp L=0.4u W=30u AS=\{2*30u*0.4u\} PS=\{2*30u*0.4u\} PS
                 +4*0.4u} AD=\{2*30u*0.4u\} PD=\{2*30u+4*0.4u\}
14 M32 out3 in 0 0 cmosn L=0.4u W=60u AS=\{2*60u*0.4u\} PS=\{2*60u+4*0.4u\}
                 AD = \{2*60u*0.4u\} PD = \{2*60u+4*0.4u\}
15 Cl3 out3 0 0.05p
17 Vdd dd 0 3.3
18 Vin in 0 0
20 *Analysis
21 .dc Vin 0 3.3 0.01
23 .control
24 run
plot V(out1) vs V(in) V(out2) vs V(in) V(out3) vs V(in)
meas dc Vth1 find V(out1) when V(out1)=V(in)
meas dc Vth2 find V(out2) when V(out2)=V(in)
28 meas dc Vth3 find V(out3) when V(out3)=V(in)
29 print Vth1 Vth2 Vth3
30 .endc
31 .end
```

3.1.5 CMOS2

```
1 Vinamra Baghel 190010070 CMOS Inverter
2 .include CMOS.txt
4 *Netlist
_{5} M11 out1 in dd dd cmosp L=0.4u W=60u AS=\{2*60u*0.4u\} PS=\{2*60u
     +4*0.4u} AD=\{2*60u*0.4u\} PD=\{2*60u+4*0.4u\}
6 M12 out1 in 0 0 cmosn L=0.4u W=30u AS=\{2*30u*0.4u\} PS=\{2*30u+4*0.4u\}
     AD = \{2*30u*0.4u\} PD = \{2*30u+4*0.4u\}
7 Cl1 out1 0 0.05p
9 Vdd dd 0 3.3
10 Vin in 0 0
12 *Analysis
13 .dc Vin 0 3.3 0.01 Vdd 1.5 3 1.5
15 .control
16 run
17 let Vout1 = V(out1)[0, 330]
18 let Vout2 = V(out1)[331, 661]
```

```
plot Vout1 vs V(in)[0, 330] Vout2 vs V(in)[331, 661]
    .endc
    .end
```

3.1.6 CMOS3

```
1 Vinamra Baghel 190010070 CMOS Inverter Transient Characteristics
2 .include CMOS.txt
4 *Netlist
5 M11 out1 in dd dd cmosp L=0.4u W=60u AS=48p PS=121.6u AD=48p PD
    =121.6u
6 M12 out1 in 0 0 cmosn L=0.4u W=30u AS=24p PS=61.6u AD=24p PD=61.6u
7 Cl1 out1 0 0.05p
9 M21 out2 in dd dd cmosp L=0.4u W=60u AS=48p PS=121.6u AD=48p PD
    =121.6u
10 M22 out2 in 0 0 cmosn L=0.4u W=60u AS=48p PS=121.6u AD=48p PD=121.6
11 Cl2 out2 0 0.05p
13 M31 out3 in dd dd cmosp L=0.4u W=30u AS=24p PS=61.6u AD=24p PD=61.6
14 M32 out3 in 0 0 cmosn L=0.4u W=60u AS=48p PS=121.6u AD=48p PD=121.6
15 Cl3 out3 0 0.05p
17 Vdd dd 0 3.3
18 Vin in 0 pulse(0 3.3 0 20p 20p 4n 8n 0)
20 *Analysis
21 .tran 0.01n 10n
23 .control
24 run
plot V(in) V(out1) V(out2) V(out3)
_{27} meas tran tr1 trig V(out1) val=0.1*3.3 td=0 rise=1 targ V(out1) val
    =0.9*3.3 td=0 rise=1
28 meas tran tf1 trig V(out1) val=0.9*3.3 td=0 fall=2 targ V(out1) val
    =0.1*3.3 td=0 fall=2
meas tran tr2 trig V(out2) val=0.1*3.3 td=0 rise=1 targ V(out2) val
    =0.9*3.3 td=0 rise=1
meas tran tf2 trig V(out2) val=0.9*3.3 td=0 fall=2 targ V(out2) val
    =0.1*3.3 td=0 fall=2
_{31} meas tran tr3 trig V(out3) val=0.1*3.3 td=0 rise=1 targ V(out3) val
    =0.9*3.3 td=0 rise=1
meas tran tf3 trig V(out3) val=0.9*3.3 td=0 fall=2 targ V(out3) val
    =0.1*3.3 td=0 fall=2
33 print tr1 tf1 tr2 tf2 tr3 tf3
```

```
meas tran tin when V(in)=1.65
meas tran tout1 when V(out1)=1.65
print tout1-tin
meas tran tout2 when V(out2)=1.65
print tout2-tin
meas tran tout3 when V(out3)=1.65
print tout3-tin
cendc
nedc
nedc
```

3.1.7 CMOS4

```
1 Vinamra Baghel 190010070 CMOS Inverter Transient Characteristics
2 .include CMOS.txt
4 *Netlist
_5 M11 out1 in1 dd1 dd1 cmosp L=0.4u W=60u AS=48p PS=121.6u AD=48p PD
    =121.6u
6 M12 out1 in1 0 0 cmosn L=0.4u W=30u AS=24p PS=61.6u AD=24p PD=61.6u
7 Cl1 out1 0 0.05p
8 Vdd1 dd1 0 2
9 Vin1 in1 0 pulse(0 2 0 20p 20p 4n 8n 0)
11 M21 out2 in2 dd2 dd2 cmosp L=0.4u W=60u AS=48p PS=121.6u AD=48p PD
    =121.6u
12 M22 out2 in2 0 0 cmosn L=0.4u W=30u AS=24p PS=61.6u AD=24p PD=61.6u
13 Cl2 out2 0 0.05p
14 Vdd2 dd2 0 2.2
_{15} Vin2 in2 0 pulse(0 2.2 0 20p 20p 4n 8n 0)
17 M31 out3 in3 dd3 dd3 cmosp L=0.4u W=60u AS=48p PS=121.6u AD=48p PD
    =121.6u
18 M32 out3 in3 0 0 cmosn L=0.4u W=30u AS=24p PS=61.6u AD=24p PD=61.6u
19 Cl3 out3 0 0.05p
20 Vdd3 dd3 0 2.4
21 Vin3 in3 0 pulse(0 2.4 0 20p 20p 4n 8n 0)
23 M41 out4 in4 dd4 dd4 cmosp L=0.4u W=60u AS=48p PS=121.6u AD=48p PD
    =121.6u
24 M42 out4 in4 0 0 cmosn L=0.4u W=30u AS=24p PS=61.6u AD=24p PD=61.6u
25 Cl4 out4 0 0.05p
26 Vdd4 dd4 0 2.6
27 Vin4 in4 0 pulse (0 2.6 0 20p 20p 4n 8n 0)
29 M51 out5 in5 dd5 dd5 cmosp L=0.4u W=60u AS=48p PS=121.6u AD=48p PD
    =121.6u
30 M52 out5 in5 0 0 cmosn L=0.4u W=30u AS=24p PS=61.6u AD=24p PD=61.6u
31 Cl5 out5 0 0.05p
32 Vdd5 dd5 0 2.8
```

```
33 Vin5 in5 0 pulse(0 2.8 0 20p 20p 4n 8n 0)
35 M61 out6 in6 dd6 dd6 cmosp L=0.4u W=60u AS=48p PS=121.6u AD=48p PD
    =121.6u
36 M62 out6 in6 0 0 cmosn L=0.4u W=30u AS=24p PS=61.6u AD=24p PD=61.6u
37 Cl6 out6 0 0.05p
38 Vdd6 dd6 0 3
39 Vin6 in6 0 pulse(0 3 0 20p 20p 4n 8n 0)
41 M71 out7 in7 dd7 dd7 cmosp L=0.4u W=60u AS=48p PS=121.6u AD=48p PD
    =121.6u
42 M72 out7 in7 0 0 cmosn L=0.4u W=30u AS=24p PS=61.6u AD=24p PD=61.6u
43 Cl7 out7 0 0.05p
44 Vdd7 dd7 0 3.3
45 Vin7 in7 0 pulse(0 3.3 0 20p 20p 4n 8n 0)
47 *Analysis
48 .tran 0.1n 20n
50 .control
51 run
meas tran tin1 when V(in1)=1
meas tran tin2 when V(in2)=1.1
meas tran tin3 when V(in3)=1.2
meas tran tin4 when V(in4)=1.3
meas tran tin5 when V(in5)=1.4
meas tran tin6 when V(in6)=1.5
meas tran tin7 when V(in7)=1.65
59 meas tran tout1 when V(out1)=1
meas tran tout2 when V(out2)=1.1
meas tran tout3 when V(out3)=1.2
meas tran tout4 when V(out4)=1.3
meas tran tout5 when V(out5)=1.4
meas tran tout6 when V(out6)=1.5
meas tran tout7 when V(out7)=1.65
_{66} let tp1 = tout1-tin1
_{67} let tp2 = tout2-tin2
_{68} let tp3 = tout3-tin3
_{69} let tp4 = tout4-tin4
_{70} let tp5 = tout5-tin5
_{71} let tp6 = tout6-tin6
_{72} let tp7 = tout7-tin7
73 print tp1 tp2 tp3 tp4 tp5 tp6 tp7
74 .endc
75 .end
```

3.2 Simulation results

3.2.1 Part 1




Figure 3: $I_D - V_{DS}$ Characteristics

3.2.2 Part 2




Figure 4: $I_D - V_{GS}$ and $\sqrt{I_D} - V_{GS}$ Characteristics for $V_{DS} = 200 mV$




Figure 5: $I_D - V_{GS}$ and $\sqrt{I_D} - V_{GS}$ Characteristics for $V_{DS} = 5V$

3.2.3 Part 3




Figure 6: $I_D - V_{GS}$ Characteristics for different V_{SB}




Figure 7: Threshold Voltage vs V_{SB}

3.2.4 CMOS Inverter DC Characteristics




Figure 8: DC Characteristics of CMOS Inverter for different W_p/W_n values

The Switching Threshold Voltage decreases with decreasing W_p/W_n . Index:

• Red: $W_p/W_n = 60 \mu m/30 \mu m$

• Blue: $W_p/W_n = 60 \mu m/60 \mu m$

• Green: $W_p/W_n = 30 \mu m/60 \mu m$




Figure 9: DC Characteristics of CMOS Inverter for different supply voltages

The output starts at the supply voltage for LOW input and ends at 0 for HIGH. Index:

• Red: Supply voltage, $V_{DD} = 1.5V$

• Blue: Supply voltage, $V_{DD} = 3V$

3.2.5 CMOS Inverter Transient Characteristics




Figure 10: CMOS Inverter Switching Transient Characteristics

Index:

• Red: V_{in}

• Blue: V_{out} for $W_p/W_n = 60 \mu m/60 \mu m$

• Green: V_{out} for $W_p/W_n = 30\mu m/60\mu m$

• Orange: V_{out} for $W_p/W_n = 30 \mu m/60 \mu m$

Talking about the Rise Time, Fall Time, and Propagation Delay for decreasing W_p/W_n : Rise time **increases**, Fall time **decreases**, and Propagation delay **decreases**.




Figure 11: Propagation Delay vs Supply Voltage

The propagation delay **decreases** with an increase in supply voltage.

4 Experimental results

Part 1: R_{DS} , V_0 and r_0 .

V_{GS}	R_{DS}	V_0	r_0
(in V)	$(in k\Omega)$	(in V)	$(\text{in } k\Omega)$
2.5	1.237	-34.483	47.301
3	0.967	-34.491	28.977
3.5	0.794	-34.480	19.547
4	0.674	-34.487	14.075

Part 2: V_T , g_m and k.

For $V_{DS} = 200mV$,

 $V_T = 0.766V$, $g_m = 9.052 \times 10^{-5} \Omega^{-1}$ and $k = 1.412 \times 10^{-5} AV^{-2}$.

For $V_{DS} = 5V$,

 $V_T = 0.762V$, $g_m = 1.703 \times 10^{-3} \Omega^{-1}$ and $k = 5.153 \times 10^{-4} AV^{-2}$.

Part 3: The V_{TS} for $V_{SB} = \{0, 1, 2, 3, 4\}$ respectively are:

0.766, 1.132, 1.408, 1.639, and 1.842.

The value of γ came out to be **0.785**.

CMOS DC Characteristics:

Switching Threshold Voltages for $W_p/W_n = 60\mu m/30\mu m$, $W_p/W_n = 60\mu m/60\mu m$, and $W_p/W_n = 30\mu m/60\mu m$ respectively: **1.609V**, **1.393V**, **1.204V**.

CMOS Transient Characteristics:

W_p/W_n	Rise Time	Fall Time	Propagation Delay
	(in ps)	(in ps)	(in ps)
$60\mu m/30\mu m$	8.499	27.776	35.287
$60\mu m/60\mu m$	10.940	18.394	23.954
$30\mu m/60\mu m$	18.514	15.540	19.382

Supply Voltage	Propagation Delay		
(in V)	(in ps)		
2	54.423		
2.2	49.475		
2.4	45.486		
2.6	42.047		
2.8	39.734		
3	37.859		
3.3	35.523		

5 Experiment completion status

I could complete all the parts of the lab. There was no hardware involvement as it was all simulation based. The results were shown to the TA and then submitted.