COL718 Assignment - 2

B.V.N.S.Aditya, 2019CS50471 Ch. Sriram Varma, 2019CS50426

Part - 1: System calls

Changes are made in src/simulator folder

Step - 1: Identifying Instruction as System call

generic/OperationType.java

```
package generic;

//TODO needs to renamed
public enum OperationType
{
    inValid,
    integerALU,
    integerMul,
    integerBiv,
    floatALU,
    floatDiv,
    load,
    store,
    jump,
    branch,
    mov,
    xchg,
    acceleratedOp,
    nop,
    syscall,
    clflush,
    //TODO Software interrupt can also be modelled as a far jump
    interrupt,
    no of types,
    //sync type for causility check
    sync
}
```

Here, we have added syscall, clflush as Operation types

generic/Instruction.java

```
public static Instruction getSyscallInstruction()
{
    Instruction ins = CustomObjectPool.getInstructionPool().borrowObject();
    ins.set(OperationType.syscall, null, null, null);
    return ins;
}
```

Here, we defined getSyscallInstruction(). Syscall instructions don't take any operands. So, all the 3 operands are set to null.

emulatorinterface/translator/x86/instruction/InstructionClassTable.java

Here, instruction will get parsed and it is identified as Syscall. SYSCALL is added as instruction in InstructionClass.java

Step - 2: Handling Syscall Instruction

emulatorinterface/translator/x86/instruction/Syscall.java

Here, if all 3 operands are null, then Syscall instruction is added to instructionArrayList. If not, it will raise an error

Then, we have changed translator/visaHandler/VisaHandlerSelector.java. In this file, we have created DynamicInstructionHandler for syscall and initialized it to an instance of Syscall(). For this, we have created a file named Syscall.java in the same folder.

handle() method is defined for this class which handles the visa instruction. This method just increments microOpIndex and returns it.

Step - 3: Executing the instruction

So far, the instruction is identified and handled. Now, to execute it we have to change the pipeline.

There is no need to change fetch and decode units because they are written in generic way and they can fetch and decode syscall instructions as well. Now, syscall instruction should flush TLBs at commit time because of Precise Exceptions. If it flushes before commit time, then the outsider can see that instructions are not executing in program order. "Store" instruction is also executed at commit time. So, we looked at how store instruction is handled and executed in the same way.

pipeline/outOfOrder/IWEntry.java

```
void issueLoadStore()
    //assertions
    if(opType != OperationType.syscall && associatedROBEntry.getLsqEntry().isValid() == true)
        misc.Error.showErrorAndExit("attempting to issue a load/store.. address is already valid");
    if(opType !⊨ OperationType.syscall && associatedROBEntry.getLsqEntry().isForwarded() == true)
        misc.Error.showErrorAndExit("attempting to issue a load/store.. value forwarded is already valid");
    associatedROBEntry.setIssued(true);
    if(opType == OperationType.store || opType == OperationType.syscall)
        //stores, syscalls are issued at commit stage
        associatedROBEntry.setExecuted(true);
        associatedROBEntry.setWriteBackDone1(true);
        associatedROBEntry.setWriteBackDone2(true);
    //remove IW entry
    instructionWindow.removeFromWindow(this);
    //tell LSQ that address is available
    if(opType != OperationType.syscall){
    execEngine.getCoreMemorySystem().issueRequestToLSQ(
            associatedROBEntry);
```

As syscall is issued similar to loads, we modified "issueLoadStore()" function and "issueOthers()" function. In issueLoadStore function, the ROB entry of syscall instruction is marked as executed. But we are not adding Syscall to LSQ.

pipeline/outOfOrder/ReorderBufferjava

```
if(firstOpType == OperationType.syscall)
{
    // System.out.println("Syscall Committed");
    execEngine.getCoreMemorySystem().getiTLB().flushTLB();
    execEngine.getCoreMemorySystem().getdTLB().flushTLB();
}
```

Now, we changed ReorderBuffer.java such that syscall instruction is executed before committing. We added this snippet in the performCommit() function. It will call flushTLB() function written in TLB.java getiTLB, getdTLB are methods for CoreMemorySystem() which returns iTLB, dTLB respectively.

memorysystem/TLB.java

```
public void flushTLB()
{
    // tlbHits = 0;
    // tlbMisses = 0;
    TLBuffer = new Hashtable<Long, TLBEntry>(TLBSize);
}
```

TLB entries are stored in TLBuffer, so for flushing the TLB we have to clear TLBuffer. So, it is initialized to a new hashtable. So, all older entries will be removed.

Output:

Before Adding Syscall Instruction:

IPC:

```
27 [Timing Statistics]
28
29 Total Cycles taken
                                            385314
30
31 Total IPC
                                             0.2574
                                                                     in terms of micro-ops
32 Total IPC
                                             0.2096
                                                                    in terms of CISC instructions
33
34 core
35 Pipeline: outOfOrder
36 instructions executed =
                                   98183
                  =
37 cycles taken
                           385314 cycles
                                    0.2548
38 IPC
                                                            in terms of micro-ops
39 IPC
                                    0.2096
                                                            in terms of CISC instructions
                   =
40 core frequency =
                           3200 MHz
41 time taken
                                  120.4106 microseconds
42
43 number of branches
                                   20373
44 number of mispredicted branches
                                                    1990
45 branch predictor accuracy
                                                    90.2322 %
46
47 predictor type = TAGE
48 PC bits = 8
49 \, \text{BHR size} = 16
50 \, \text{Saturating bits} = 2
```

```
63 [Per core statistics]
64
65 core
                            0
66 Memory Requests
                                     29588
67 Loads
                            20793
68 Stores
                            8795
69 LSQ forwardings
                                     1455
70
71
72 iTLB[0] Hits
                            78852
73 iTLB[0] Misses
                            473
74 iTLB[0] Accesses
                                     79325
                            =
                                               0.9940
75 iTLB[0] Hit-Rate
                            =
76 iTLB[0] Miss-Rate
                                               0.0060
                            =
77
78 dTLB[0] Hits
                            29456
79 dTLB[0] Misses
                            132
80 dTLB[0] Accesses
                                     29588
                            81dTLB[0] Hit-Rate
                                               0.9955
                            =
82 dTLB[0] Miss-Rate
                                               0.0045
83
```

```
198
199 L3 Hits
                        432
                 =
200 L3 Misses =
                        1314
201L3 Accesses = 202L3 Hit-Rate =
                        1746
                        0.24742268
203L3 Miss-Rate =
                        0.7525773
204 L3 AvgNumEventsInMSHR
                               1.4519
205 L3 AvgNumEventsInMSHREntry
                                       1.0000
                               =
206
207
208L2 Hits
                        6799
               =
209 L2 Misses
                        1541
210 L2 Accesses
                        8340
211L2 Hit-Rate =
                        0.8152278
                        0.18477218
212 L2 Miss-Rate
213 L2 AvgNumEventsInMSHR
                               1.9844
                        =
214 L2 AvgNumEventsInMSHREntry = 1.0000
215
216
217 L1 Hits
                        25447
                 =
218 L1 Misses
                        1439
219 L1 Accesses =
                        26886
220 L1 Hit-Rate = 221 L1 Miss-Rate =
                        0.9464777
                        0.053522278
222 L1 AvgNumEventsInMSHR
                        =
                               1.8364
223 L1 AvgNumEventsInMSHREntry
                                     2.1754
224
225
226 I1 Hits
                        74337
227 I1 Misses =
                        4982
228 I1 Accesses
              =
                        79319
229 I1 Hit-Rate
                        0.93719035
230 I1 Miss-Rate =
                        0.06280967
231 I1 AvaNumEventsInMSHR
                               6.1610
232 I1 AvgNumEventsInMSHREntry
                               =
                                       5.2594
233
```

After Adding Syscall Instruction:

IPC:

```
27 [Timing Statistics]
29 Total Cycles taken
                                             393302
30
31 Total IPC
                                              0.2522
                                                                      in terms of micro-ops
32 Total IPC
                                              0.2054
                                                                      in terms of CISC instructions
33
34 core
35 Pipeline: outOfOrder
                                    98182
36 instructions executed
                            393302 cycles
37 cycles taken
                  =
38 IPC
                                     0.2496
                                                              in terms of micro-ops
39 IPC
                                     0.2054
                                                              in terms of CISC instructions
40 core frequency =
                            3200 MHz
41 time taken
                                   122.9069 microseconds
42
43 number of branches
                                    20372
                                                     1990
44 number of mispredicted branches
                                                     90.2317 %
45 branch predictor accuracy
46
47 predictor type = TAGE
48 PC bits = 8
49 \, BHR \, size = 16
50 \, \text{Saturating bits} = 2
```

```
61 [Memory System Statistics]
62
63 [Per core statistics]
64
65 core
                            0
66 Memory Requests
                                     29586
67 Loads
                            20791
68 Stores
                            8795
69 LSQ forwardings
                                     1445
70
71
72 iTLB[0] Hits
                            78506
73 iTLB[0] Misses
                            823
74 iTLB[0] Accesses
                                     79329
                            =
                                               0.9896
75 iTLB[0] Hit-Rate
76 iTLB[0] Miss-Rate
                                               0.0104
77
78 dTLB[0] Hits
                            29230
79 dTLB[0] Misses
                            356
80 dTLB[0] Accesses
                                     29586
81dTLB[0] Hit-Rate
                                               0.9880
82 dTLB[0] Miss-Rate
                                               0.0120
```

```
198
199L3 Hits
              =
                      430
200 L3 Misses = 1314
201 L3 Accesses = 1744
202 L3 Hit-Rate = 0.24655963
203 L3 Miss-Rate = 0.7534404
204 L3 AvgNumEventsInMSHR = 1.4300
205 L3 AvgNumEventsInMSHREntry
                                      1.0000
                              =
206
207
208 L2 Hits =
                        6808
209 L2 Misses = 1540
210 L2 Accesses = 8348
211 L2 Hit-Rate = 0.8155247
212 L2 Miss-Rate =
                       0.18447532
213 L2 AvgNumEventsInMSHR = 1.8957
214 L2 AvgNumEventsInMSHREntry = 1.0000
215
216
217 L1 Hits
                        25466
218 L1 Misses = 1433
219 L1 Accesses = 26899
220 L1 Hit-Rate = 0.9467266
221 L1 Miss-Rate = 0.053273357
222 L1 AvgNumEventsInMSHR = 1.7761
223 L1 AvgNumEventsInMSHREntry = 2.2159
224
225
226 I1 Hits =
                      74340
227 I1 Misses = 4979
228 I1 Accesses = 79319
                       79319
229 I1 Hit-Rate = 0.93722814
230 I1 Miss-Rate =
                       0.06277184
231I1 AvgNumEventsInMSHR = 5.7481
232 I1 AvgNumEventsInMSHREntry =
                                  5.2051
```

Observations:

We can see that there is an increase in iTLB, dTLB misses because whenever we encounter Syscall instruction we flush iTLB, dTLB. So, iTLB and dTLB misses increased. As a result, IPC decreased after adding Syscall Instruction. There is no significant change in Cache stats because cache is not modified because of Syscall instruction.

Part - 2: Clflush (Flushing Cache Line) Step - 1: Identifying Instruction as clflush generic/OperationType.java

```
package generic;

//TODO needs to renamed
public enum OperationType
{
   inValid,
   integerALU,
   integerMul,
   integerDiv,
   floatALU,
   floatDiv,
   load,
   store,
   jump,
   branch,
   mov,
   xchg,
   acceleratedOp,
   nop,
   syscall,
   clflush,
   //TODO Software interrupt can also be modelled as a far jump interrupt,
   no_of_types,
   //sync_type for causility check
   sync
}
```

Here, we have added clflush as OperationType

generic/Instruction.java

```
public static Instruction getClflushInstruction(Operand cacheLine)
{
    // System.out.println("X: ");
    // System.out.println(cacheLine);
    Instruction ins = CustomObjectPool.getInstructionPool().borrowObject();
    ins.set(OperationType.clflush, cacheLine, null, null);
    return ins;
}
```

We have defined getClflushInstruction() method, which takes one operand (cacheLine address) as input. Other two operands are set to null.

emulatorinterface/translator/x86/instruction/InstructionClassTable.java

Here, instruction will be parsed and it will be identified as clflush instruction. CLFLUSH is added as an instruction in InstructionClass.java.

Step - 2: Handling Clflush Instruction emulatorinterface/translator/x86/instruction/Clflush.java

We have created a new file Clflush.java in the same folder. The first operand should be a memory operand (it will have the address of the cache line to be flushed) and other operands should be null. If not, it will raise an error. It will add Clflush instruction to InstructionArrayList.

Then, we have changed translator/visaHandler/VisaHandlerSelector.java. In this file, we have created DynamicInstructionHandler for clflush and initialized it to an instance of Clflush(). For this, we have created a file named Clflush.java in the same folder.

Clflush should get the memory address of the operand. So, we use getSingleLoadAddress() method of DynamicInstructionBuffer. It takes CICSProgramCounter() as input and returns a memory address. This memory address is stored in sourceOperand Memory Value.

Step - 3: Executing clflush Instruction

Now, we have to change the pipeline to execute the Clflush instruction. Similar to Syscall instruction, this instruction should be executed at the commit stage because of Precise Exceptions.

pipeline/outOfOrder/IWEntry.java

The clflush instruction is issued similarly to syscall instruction. So, the corresponding ROB entry is marked as executed. But it won't be added to LSQ.

pipeline/outOfOrder/ReorderBufferjava

```
if(firstOpType == OperationType.clflush)
{
    // System.out.println("Clflush Committed");
    long addr = firstInstruction.getSourceOperand1MemValue();
    execEngine.getCoreMemorySystem().getL1Cache().flushCacheLine(addr);
    execEngine.getCoreMemorySystem().getiCache().flushCacheLine(addr);
}
```

Before performing commits, we added the above snippet. It will read the memory address from the source operand (we have stored this earlier). Now, it will call flushCacheLine() function which takes addr as argument. We are flushing both data cache and instruction cache.

We have added a function in cache java to flush the cache line.

```
public void flushCacheLine(long addr){
    CacheLine evictedLine = this.access(addr);
    if (evictedLine != null && evictedLine.getState() != MESI.INVALID){
        if (mshr.isAddrInMSHR(evictedLine.getAddress())) {
            misc.Error.showErrorAndExit("evicting locked line : " + evictedLine + ". cache : " + this);
    }
    if (mycoherence != null) {
        AddressCarryingEvent evictEvent = mycoherence.evictedFromCoherentCache(evictedLine.getAddress(), this);
        mshr.addToMSHR(evictEvent);
    }
    else{
        if (evictedLine.isModified() && writePolicy == WritePolicy.WRITE_BACK) {
            sendRequestToNextLevel(evictedLine.getAddress(), RequestType.Cache_Write);
            nextLevel.flushCacheLine(addr);
        }
    }
    evictedLine.setState(MESI.INVALID);
}
// if (evictedLine == null) {
    //- System.out.println("nn");
    //-}
}
```

This function takes the memory address as an argument and it should evict the cache line containing the address. The access function defined in Cache.java takes an address and returns the cache line containing it. If the cache line is NULL or if it is INVALID, there is no need to do anything. If not, we check if the cache line is locked or not. If it is locked, it raises an error. If it is a coherent cache, we create an event to evict the cache line and add this event to the queue of events (similar to what is done in handleEvictedLine() function in Cache.java). If the evicted Line is modified and the write policy is Write Back, then it has to be written to the memory. Instead, we write it to the cache line in the next cache level. Then ,we flush the cache line in the next cache level. So, eventually the modified value will be written to the memory. Finally, the cache line is marked as INVALID.

Output:

After Adding Only Clflush Instruction:

IPC Stats:

```
27 [Timing Statistics]
29 Total Cycles taken
                                            385314
30
31 Total IPC
                                             0.2574
                                                                     in terms of micro-ops
32 Total IPC
                                                                     in terms of CISC instructions
                                             0.2096
33
34 core
35 Pipeline: outOfOrder
36 instructions executed
                                   98183
37 cycles taken
                  =
                           385314 cycles
38 IPC
                                    0.2548
                                                            in terms of micro-ops
                   =
39 IPC
                                                            in terms of CISC instructions
                                    0.2096
40 core frequency =
                           3200 MHz
41 time taken
                                  120.4106 microseconds
42
43 number of branches
                                   20373
44 number of mispredicted branches
                                                    1990
45 branch predictor accuracy
                                                    90.2322 %
46
47 predictor type = TAGE
48 PC bits = 8
49 \, BHR \, size = 16
50 \, \text{Saturating bits} = 2
```

```
60
61 [Memory System Statistics]
63 [Per core statistics]
64
65 core
                            0
66 Memory Requests
                            =
                                     29587
67 Loads
                            20792
68 Stores
                            8795
69 LSQ forwardings
                                     1455
70
71
72 iTLB[0] Hits
                            78852
73 iTLB[0] Misses =
                            473
74 iTLB[0] Accesses
                                     79325
                            =
75 iTLB[0] Hit-Rate
                                               0.9940
76 iTLB[0] Miss-Rate
                                               0.0060
77
78 dTLB[0] Hits
                            29455
79 \, dTLB[0] \, Misses =
                            132
80 dTLB[0] Accesses
                                     29587
                            =
81dTLB[0] Hit-Rate
                                               0.9955
                            =
82 dTLB[0] Miss-Rate
                            =
                                               0.0045
83
```

```
198
199 L3 Hits
                          432
200 L3 Misses
                          1314
                   =
201L3 Accesses
                          1746
                   =
202 L3 Hit-Rate
                          0.24742268
                   =
203L3 Miss-Rate
                          0.7525773
                   =
204 L3 AvgNumEventsInMSHR
                                  1.4519
                          =
205 L3 AvgNumEventsInMSHREntry
                                  =
                                          1.0000
206
207
208 L2 Hits
                           6801
209 L2 Misses
                           1541
210 L2 Accesses
                   =
                          8342
211L2 Hit-Rate
                          0.8152721
                   =
212 L2 Miss-Rate
                          0.18472788
                   =
213 L2 AvgNumEventsInMSHR =
                                  1.9844
214 L2 AvgNumEventsInMSHREntry
                                  =
                                          1.0000
215
216
217 L1 Hits
                          25442
218 L1 Misses
                           1443
219 L1 Accesses
                   =
                           26885
220 L1 Hit-Rate
                          0.946327
                   =
221L1 Miss-Rate
                          0.05367305
                   =
222 L1 AvgNumEventsInMSHR
                                  1.8468
                          =
223 L1 AvgNumEventsInMSHREntry
                                          2.1810
                                  =
224
225
226 I1 Hits
                          74337
227 I1 Misses
                          4982
228 I1 Accesses
                   =
                          79319
229 I1 Hit-Rate
                          0.93719035
                   =
230 I1 Miss-Rate
                  =
                          0.06280967
231 I1 AvgNumEventsInMSHR
                                  6.1610
                          =
232 I1 AvgNumEventsInMSHREntry
                                          5.2594
                                  =
233
```

After Adding Both Syscall and Clflush Instructions IPC Stats:

```
27 [Timing Statistics]
29 Total Cycles taken
                                           393302
30
31 Total IPC
                                            0.2522
                                                                   in terms of micro-ops
32 Total IPC
                          =
                                            0.2054
                                                                   in terms of CISC instructions
33
34 core
35 Pipeline: outOfOrder
36 instructions executed =
                                  98182
37 cycles taken =
                          393302 cycles
38 IPC
                                   0.2496
                                                           in terms of micro-ops
39 IPC
                                    0.2054
                                                           in terms of CISC instructions
40 core frequency =
                          3200 MHz
41 time taken
                                 122.9069 microseconds
42
43 number of branches
                                 20372
44 number of mispredicted branches
                                                   1990
                                         =
45 branch predictor accuracy
                                                   90.2317 %
47 predictor type = TAGE
48 PC bits = 8
49 \, BHR \, size = 16
50 \, \text{Saturating bits} = 2
51
```

```
63 [Per core statistics]
64
65 core
                            0
66 Memory Requests
                                     29585
67 Loads
                            20790
68 Stores
                            8795
69 LSQ forwardings
                                     1445
70
71
72 iTLB[0] Hits
                            78506
73 iTLB[0] Misses =
                            823
74 iTLB[0] Accesses
                            =
                                     79329
75 iTLB[0] Hit-Rate
                                               0.9896
                            =
76 iTLB[0] Miss-Rate
                                               0.0104
77
78 dTLB[0] Hits
                            29229
79 \, dTLB[0] \, Misses =
                            356
80 dTLB[0] Accesses
                                     29585
81dTLB[0] Hit-Rate
                                               0.9880
                            =
82 dTLB[0] Miss-Rate
                                               0.0120
                            83
```

```
198
199 L3 Hits
                           430
                   200 L3 Misses
                           1314
                   =
201L3 Accesses
                   =
                           1744
202 L3 Hit-Rate
                           0.24655963
                   =
                           0.7534404
203L3 Miss-Rate
204L3 AvgNumEventsInMSHR
                                   1.4300
205 L3 AvgNumEventsInMSHREntry
                                            1.0000
                                   =
206
207
208 L2 Hits
                           6810
209 L2 Misses
                           1540
                  =
210 L2 Accesses
                  =
                           8350
211L2 Hit-Rate
                           0.81556886
212 L2 Miss-Rate
                           0.18443114
213 L2 AvgNumEventsInMSHR
                                    1.8957
214 L2 AvgNumEventsInMSHREntry
                                   =
                                            1.0000
215
216
217 L1 Hits
                           25461
218L1 Misses
                           1437
                   219 L1 Accesses
                   =
                           26898
220 L1 Hit-Rate
                           0.94657594
                   221L1 Miss-Rate
                           0.053424045
222 L1 AvgNumEventsInMSHR
                                    1.7761
223 L1 AvgNumEventsInMSHREntry
                                   =
                                            2.2159
224
225
226 Il Hits
                           74340
227 I1 Misses
                           4979
                   =
228 I1 Accesses
                   =
                           79319
229 I1 Hit-Rate
                           0.93722814
                           0.06277184
230 I1 Miss-Rate
231 I1 AvgNumEventsInMSHR
                                   5.7481
                           =
232 I1 AvgNumEventsInMSHREntry
                                            5.2051
233
```

Observations:

Comparison between statistics before adding and statistics after adding only clflush instruction:

There is only 1 clflush instruction in the given trace.

There is no change in TLB stats because clflush instruction is not modifying TLBs. The L1 cache misses increased by 4 because we flushed a cache line given in clflush instruction. So, next time the address is accessed it results in a cache miss. The address is not present in L2, L3 caches. So, no cache line is evicted from L2, L3 caches. So, L2, L3 cache stats remain the same. Overall IPC is the same after adding clflush.

These observations remain same for comparison between statistics after adding syscall and statistics after adding both instructions