{"payload":{"header_redesign_enabled":false,"results":[{"id":"554470577","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"VRI-UFPR/FPGA","hl_trunc_description":"FPGA projects developed by students of the VRI laboratory at the Federal University of Paraná","language":"VHDL","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":554470577,"name":"FPGA","owner_id":71084457,"owner_login":"VRI-UFPR","updated_at":"2023-10-09T02:18:19.471Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":63,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AVRI-UFPR%252FFPGA%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/VRI-UFPR/FPGA/star":{"post":"uxJPwvFOhFoJYZVX3BSprPa_PugMj6HPsZxr6QMtttXBL8qLdViUcADxu_adO3itx_PenuJ75VIKvPqDnsomDQ"},"/VRI-UFPR/FPGA/unstar":{"post":"2rKso1aROXiYXgvuOS8n0KHSbd1FKktjYYZPOW6_Qh5-TLqGMmJBJBvnNZ9O0X7PirxviPDfX9-GyFsV56N2QQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"z4-lqYpN0H28sKrckgHO4nhxdz2ONQua84M9FV6fFZQYX5_ET2E_BikhOjsTv9LE0S5kfyW9qRow2M5RsCT1lA"}}},"title":"Repository search results"}