

# CprE 3810: Computer Organization and Assembly-Level Programming

## Project Part 2 Report

Team Members: Jongwoo Kim

Veda Vegiraju

---

Project Teams Group #: Project Group F\_04

*Refer to the highlighted language in the project 1 instruction for the context of the following questions.*

[1.a] Come up with a global list of the datapath values and control signals that are required during each pipeline stage.

### IF stage (Instruction Fetch)

- **Datapath values**
  - PC\_IF (current PC)
  - NextPC (output of fetch / branch–jump logic)
  - Inst\_IF (instruction from instruction memory)
- **Control signals**
  - PCWrite (PC write enable)
  - PCSrc / branch-jump select (uses branch/jump decision from EX)
  - optional: IF\_Stall, IF\_Flush (for hazards later)

### ID stage (Instruction Decode / Register Fetch)

- **Datapath values**
  - PC\_ID
  - Inst\_ID
  - Decoded fields: opcode, rd, rs1, rs2, funct3, funct7
  - Rs1Addr, Rs2Addr
  - ReadData1, ReadData2 (regfile outputs)
  - Imm\_ID (immediate from imm\_gen)

- **Control signals (generated in ID, passed forward)**
  - RegWrite\_ID
  - MemRead\_ID
  - MemWrite\_ID
  - MemtoReg\_ID[1:0]
  - ALUSrcA\_ID
  - ALUSrcB\_ID
  - ALUOp\_ID[1:0]
  - Branch\_ID
  - Jump\_ID[1:0]
  - AUIPCSrc\_ID (for auipc)
  - Halt\_ID
  - For hazards/forwarding: Rd\_ID, Rs1Addr\_ID, Rs2Addr\_ID

#### **EX stage (Execute / Address Calculation)**

- **Datapath values**
  - PC\_EX
  - ReadData1\_EX, ReadData2\_EX
  - Imm\_EX
  - Funct3\_EX, Funct7\_EX
  - Rd\_EX
  - Rs1Addr\_EX, Rs2Addr\_EX
  - ALUInputA, ALUInputB
  - ALUResult
  - Condition flags: Zero, Sign, Cout
- **Control signals**
  - ALUSrcA\_EX
  - ALUSrcB\_EX
  - ALUOp\_EX[1:0]
  - Branch\_EX
  - Jump\_EX[1:0]

- MemRead\_EX
- MemWrite\_EX
- RegWrite\_EX
- MemtoReg\_EX[1:0]
- Halt\_EX

### **MEM stage (Memory Access)**

- **Datapath values**

- PC\_MEM
- ALUResult\_MEM (address or ALU result)
- ReadData2\_MEM (store value)
- Imm\_MEM
- Funct3\_MEM
- Rd\_MEM
- DMemAddr (usually ALUResult\_MEM)
- DMemDataIn (store data, same as ReadData2\_MEM)
- DMemOut (raw memory read)
- LoadData (output of load\_extender)

- **Control signals**

- MemRead\_MEM
- MemWrite\_MEM
- RegWrite\_MEM
- MemtoReg\_MEM[1:0]
- Halt\_MEM


### **WB stage (Write Back)**

- **Datapath values**


- PC\_WB
- ALUResult\_WB
- LoadData\_WB
- Imm\_WB
- Rd\_WB

- RegWrData (final WB mux output to regfile)
- Control signals
  - RegWrite\_WB
  - MemtoReg\_WB[1:0]
  - Halt\_WB

[1.b.ii] high-level schematic drawing of the interconnection between components.




[1.c.i] include an annotated waveform in your writeup and provide a short discussion of result correctness.



### 1.Hazard-free-5-stage pipeline execution for the load/store memory test

The waveform in Figure 1 shows a portion of proj2\_simple\_full\_test.s executing on my 5-stage RISC-V pipeline. The PCs for IF, ID, EX, MEM and WB are spaced by 4 bytes, so at each cycle five consecutive instructions occupy the five stages, confirming that the pipeline is issuing one instruction per cycle without hardware stalls. Around the highlighted region, the instruction in ID corresponds to the expected lw/sw sequence, and the ALU computes the correct effective addresses (e.g., 0x10010008 and 0x1001000C) from the base registers and offsets.

In the MEM stage, s\_DMemAddr, s\_DMemWr, and s\_DMemOut show that the correct words 0x11223344 and 0xAABBCCDD are read from buf\_src and then written to buf\_dst. In the WB stage, s\_RegWr, s\_RegWrAddr, and s\_RegWrData confirm that these same values are written back into the intended destination registers (x12 and x13). Because the test program is manually scheduled with NOPs between producer and consumer instructions, no RAW or control hazards appear, and all observed results match the expected behavior of the program.



## 2.ALU/Logic instruction Block from proj2\_test.s

Figure 2 shows the execution of the basic ALU and logical instruction sequence from proj2\_test.s. The **PC-per-stage signals** (PC\_IF, PC\_ID, PC\_EX, PC\_MEM, PC\_WB) advance in a clean diagonal pattern, indicating that each instruction moves one pipeline stage per cycle with no unintended stalls; the only bubbles are the explicit addi x0,x0,0 NOPs inserted in the test program. The **Inst\_ID** trace matches the expected instruction stream in this region (e.g., addi setup instructions followed by add, sub, and other ALU operations), confirming that the fetch and decode logic are correctly aligned with the PC.

Within the **ALU group**, ALUInputA and ALUInputB carry the expected operand values from the register file, and **ALUResult** shows the correct outputs for each instruction (for example, the sum and difference for add/sub, and the proper bit-wise results for and, or, and xor). On the **write-back bus**, the signals RegWr, RegWrAddr, and RegWrData demonstrate that these ALU results are written back to the correct destination registers exactly one cycle after the corresponding instruction is in the EX stage. Overall, Figure 2 demonstrates that, for the proj2\_test.s ALU block, the 5-stage pipeline executes instructions in order, produces correct results, and performs register write-back with the expected timing and without unintended hazards.

**[1.c.ii]** Include an annotated waveform in your writeup of two iterations or recursions of these programs executing correctly and provide a short discussion of result correctness. In your waveform and annotation, provide 3 different examples (at least one data-flow and one control-flow) of where you did not have to use the maximum number of NOPs.

Fail to pass the test.

**[1.d]** report the maximum frequency your software-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).

From the Quartus timing report, the maximum clock frequency **our** software-scheduled pipelined processor can run at is **59.53 MHz**, which corresponds to a data arrival time of 19.77 ns and a positive slack of 3.20 ns with respect to the 20 ns clock constraint.

The critical path starts in the **ID/EX pipeline register**, at

`id_ex_reg:U_ID_EX|s_Funct7_reg[4]`, then goes through the following logic:


- the **ALU control unit U\_ALUCTRL** (Mux7 chain that generates `i_ALUCtrl`),
- the **ALU adder datapath U\_ALU|U\_ADDER** (ripple-carry add chain),
- the **ALU result selection and comparison logic (U\_ALU|Mux47 and U\_ALU|Equal4)**,
- the **fetch logic / next-PC generation block U\_FETCH|o\_NextPC**,

and finally arrives at the **PC register** bit `pc_reg:U_PC|s_PC[9]`.



In summary, **our** critical path for the software-scheduled pipeline is an ID→EX→branch/fetch feedback path:


`ID/EX.Funct7 → ALU control → ALU adder + result mux/compare → fetch_logic (NextPC) → PC register.`

[2.a.ii] Draw a simple schematic showing how you could implement stalling and flushing operations given an ideal N-bit register.



[2.a.iii] Create a testbench that instantiates all four of the registers in a single design. Show that values that are stored in the initial IF/ID register are available as expected four cycles later, and that new values can be inserted into the pipeline every single cycle. Most importantly, this testbench should also test that each pipeline register can be individually stalled or flushed.





[2.b.i] list which instructions produce values, and what signals (i.e., bus names) in the pipeline these correspond to.

R-type ALU: add, sub, and, or, xor, slt, sll, srl, sra	Yes	Regfile	ALU result	s_ALUResult → s_ALUResult_MEMORY → s_ALUResult_WB → s_RegWrData
I-type ALU: addi, andi, ori, xori, slti, sltiu, slli, srli, srai	Yes	Regfile	ALU result	s_ALUResult → s_ALUResult_MEMORY → s_ALUResult_WB → s_RegWrData
Loads: lw, lb, lh, lbu, lhu	Yes	Regfile	Load data	s_DMemOut → s_LoadData → s_LoadData_WB → s_RegWrData
Store: sw	Yes	Data memory	Store data (rs2 value)	s_ReadData2 → s_ReadData2_EX → s_ReadData2_MEMORY → s_DMemData
LUI: lui	Yes	Regfile	Immediate value	s_Imm → s_Imm_EX → s_Imm_MEMORY → s_Imm_WB → s_RegWrData
AUIPC: auipc	Yes	Regfile	PC + Imm (design-dependent path)	Imm path exists: s_Imm → s_Imm_EX → s_Imm_MEMORY → s_Imm_WB → s_RegWrData and/or ALU path: s_ALUResult → s_ALUResult_MEMORY → s_ALUResult_WB → s_RegWrData
JAL/JALR: jal, jalr	Yes	Regfile	PC+4	s_PC_WB → (WB mux generates s_PC_WB + 4) → s_RegWrData
Branches: beq, bne, blt, bge, bltu, bgeu	No	—	—	No produced value (no reg write, no mem write)
HALT/WFI: wfi (or HALT)	No	—	—	No produced value

[2.b.ii] List which of these same instructions consume values, and what signals in the pipeline these correspond to.

R-type ALU: add, sub, and, or, xor, slt, sll, srl, sra	Yes	rs1, rs2	ID read: s_ReadData1, s_ReadData2 → ID/ EX: s_ReadData1_EX, s_ReadData2_EX → ALU inputs: s_ALUInputA, s_ALUInputB
I-type ALU: addi, andi, ori, xori, slti, sltiu, slli, srli, srai	Yes	rs1	s_ReadData1 → s_ReadData1_EX → s_ALUInputA (B-side uses s_Imm_EX via s_ALUInputB)
Loads: lw, lb, lh, lbu, lhu	Yes	rs1 (base)	s_ReadData1 → s_ReadData1_EX → s_ALUInputA (address calc)
Branches: beq, bne, blt, bge, bltu, bgeu	Yes	rs1, rs2 (compare)	s_ReadData1/s_ReadData2 → s_ReadData1_EX/s_ReadData2_EX → s_ALUInputA/s_ALUInputB (compare result shows up as s_Zero/s_Sign/s_Cout used by fetch_logic)
JALR: jalr	Yes	rs1 (target base)	s_ReadData1 → s_ReadData1_EX (fed to fetch_logic as i_RS1 => s_ReadData1_EX)
JAL: jal	No (reg operands)	—	No rs1/rs2 consumption
LUI: lui	No	—	No rs1/rs2 consumption
AUIPC: auipc	No (reg operands)	PC (internal)	Consumes PC via pipeline: s_PC_ID → s_PC_EX → s_ALUInputA when s_ALUSrcA_EX='1'
Store: sw	Yes (tricky one)	rs1 (address base) and rs2 (store data)	Address path: s_ReadData1 → s_ReadData1_EX → s_ALUInputA (addr calc). Data path: s_ReadData2 → s_ReadData2_EX → s_ReadData2_MEMORY → s_DMemData (the actual write data into DMem)
HALT/WFI: wfi	No	—	No operand consumption

[2.b.iii] generalized list of potential data dependencies. From this generalized list, select those dependencies that can be forwarded (write down the corresponding pipeline stages that will be forwarding and receiving the data), and those dependencies that will require hazard stalls.

This global list summarizes the datapath values and control signals required in each pipeline stage. It has been updated to include the **additional datapath metadata** (e.g., register addresses) that must be stored to ensure correct operation with **hazard detection and data forwarding**.

#### IF Stage

##### Required datapath values

- Current PC
- Fetched instruction

##### Required control signals

- PC write enable (used externally for stalling IF)

#### Stored in IF/ID

- PC
- Instruction

#### ID Stage

##### Required datapath values

- Instruction fields
  - rs1\_addr, rs2\_addr, rd\_addr
- Register file outputs:
  - ReadData1, ReadData2
- Immediate value
- funct3, funct7

##### Required control signals (generated in ID)

- RegWrite
- MemRead
- MemWrite
- MemtoReg
- ALUSrcA, ALUSrcB
- ALUOp
- Branch
- Jump
- Halt

#### Stored in ID/EX (UPDATED for hazard/forwarding)

#### Datapath

- PC
- ReadData1
- ReadData2
- Imm
- funct3, funct7
- rd
- **NEW: rs1\_addr (to EX)**
- **NEW: rs2\_addr (to EX)**

### Control

- RegWrite
- MemRead
- MemWrite
- MemtoReg
- ALUSrcA, ALUSrcB
- ALUOp
- Branch
- Jump
- Halt

The addition of rs1\_addr and rs2\_addr in ID/EX enables generalized EX-stage forwarding and accurate load-use hazard detection by comparing against rd in later stages.

### EX Stage

#### Required datapath values

- Operand values:
  - ReadData1\_EX, ReadData2\_EX
- Immediate
- Destination register:
  - rd\_EX
- **Operand addresses for forwarding selection:**
  - rs1\_addr\_EX, rs2\_addr\_EX
- ALU inputs and ALU result
- Branch comparison flags

### Required control signals

- RegWrite\_EX
- MemRead\_EX
- MemWrite\_EX
- MemtoReg\_EX
- Branch\_EX
- Jump\_EX
- Halt\_EX

### Stored in EX/MEM (optionally updated)

#### Datapath

- PC
- ALUResult
- ReadData2 (store data)
- Imm
- funct3
- rd
- **Optional NEW: rs2\_addr\_MEM** (useful for store-data forwarding decisions)

#### Control

- RegWrite
- MemRead
- MemWrite
- MemtoReg
- Halt

### MEM Stage

#### Required datapath values

- ALUResult\_MEM (effective address)
- ReadData2\_MEM (store data)
- DMemOut → LoadData
- rd\_MEM
- **Optional: rs2\_addr\_MEM** (if used for store-data forwarding)

### **Required control signals**

- MemRead\_MEM
- MemWrite\_MEM
- RegWrite\_MEM
- MemtoReg\_MEM
- Halt\_MEM

### **Stored in MEM/WB**

#### **Datapath**

- PC
- ALUResult
- LoadData
- Imm
- rd

#### **Control**

- RegWrite
- MemtoReg
- Halt

### **WB Stage**

#### **Required datapath values**

- Writeback candidates:
  - ALUResult\_WB
  - LoadData\_WB
  - Imm\_WB
  - PC\_WB (+4)
- rd\_WB
- Final writeback data (WB mux output)

#### **Required control signals**

- RegWrite\_WB
- MemtoReg\_WB
- Halt\_WB

[2.b.iv] global list of the datapath values and control signals that are required during each pipeline stage

#### IF stage

##### Datapath values

- PC\_IF
- Inst\_IF

##### Controls

- PCWrite (from hazard/pipeline control)

##### Stored in

- IF/ID: PC, Inst

---

#### ID stage

##### Datapath values

- PC\_ID
- Inst\_ID
- ReadData1\_ID, ReadData2\_ID
- Imm\_ID
- Funct3\_ID, Funct7\_ID
- Rd\_ID
- **Rs1Addr\_ID, Rs2Addr\_ID** (*extracted from instruction*)

##### Controls

- RegWrite\_ID
- MemRead\_ID
- MemWrite\_ID
- MemtoReg\_ID
- ALUSrcA\_ID, ALUSrcB\_ID
- ALUOp\_ID
- Branch\_ID
- Jump\_ID
- Halt\_ID

##### Stored in

- **ID/EX:** everything needed for EX
  - **Rs1Addr\_EX (added)**
  - **Rs2Addr\_EX (added)**

---

### EX stage

#### Datapath values

- PC\_EX
- ReadData1\_EX, ReadData2\_EX
- Imm\_EX
- Funct3\_EX, Funct7\_EX
- Rd\_EX
- **Rs1Addr\_EX, Rs2Addr\_EX (for compare logic)**
- ALUResult\_EX

#### Controls

- RegWrite\_EX
- MemRead\_EX
- MemWrite\_EX
- MemtoReg\_EX
- ALUSrcA\_EX, ALUSrcB\_EX
- ALUOp\_EX
- Branch\_EX
- Jump\_EX
- Halt\_EX

#### Forwarding-related runtime signals

- Compare consumers vs producers:
  - Consumers: **Rs1Addr\_EX, Rs2Addr\_EX**
  - Producers: Rd\_MEM, Rd\_WB
  - Qualifiers: RegWrite\_MEM, RegWrite\_WB

#### Stored in

- **EX/MEM:**

- **Rs2Addr\_MEM (added)**

This helps cleanly support **store-data forwarding** checks when needed.

- PC\_MEMORY, ALUResult\_MEMORY, ReadData2\_MEMORY, Imm\_MEMORY, Funct3\_MEMORY, Rd\_MEMORY
- RegWrite\_MEMORY, MemRead\_MEMORY, MemWrite\_MEMORY, MemtoReg\_MEMORY, Halt\_MEMORY

---

## MEM stage

### Datapath values

- PC\_MEMORY
- ALUResult\_MEMORY
- ReadData2\_MEMORY (*store data*)
- Imm\_MEMORY
- Funct3\_MEMORY
- Rd\_MEMORY
- **Rs2Addr\_MEMORY** (*if you keep your added path*)
- LoadData\_MEMORY (from load extender)

### Controls

- MemRead\_MEMORY
- MemWrite\_MEMORY
- RegWrite\_MEMORY
- MemtoReg\_MEMORY
- Halt\_MEMORY

### Stored in

- **MEM/WB:**
  - PC\_WB, ALUResult\_WB, LoadData\_WB, Imm\_WB, Rd\_WB
  - RegWrite\_WB, MemtoReg\_WB, Halt\_WB

---

## WB stage

### Datapath values

- ALUResult\_WB
- LoadData\_WB
- Imm\_WB

- PC\_WB (for PC+4 writeback path)
- Rd\_WB

### Controls

- RegWrite\_WB
- MemtoRe

[2.c.i] list all instructions that may result in a non-sequential PC update and in which pipeline stage that update occurs.

Non-sequential PC instructions: beq, bne, blt, bge, bltu, bgeu, jal, jalr

PC redirect / control decision stage: EX stage

[2.c.ii] For these instructions, list which stages need to be stalled and which stages need to be squashed/flushed relative to the stage each of these instructions is in.

For beq, bne, blt, bge, bltu, bgeu resolved in EX:

**Stall:** none

**Flush on taken:** IF and ID stages (instructions younger than the branch)

For jal and jalr resolved in EX:

**Stall:** none

**Flush:** IF and ID stages (instructions fetched after the jump)

[2.d] implement the hardware-scheduled pipeline using only structural VHDL. As with the previous processors that you have implemented, start with a high-level schematic drawing of the interconnection between components.

[2.e – i, ii, and iii] In your writeup, show the QuestaSim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

[2.e.i] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.

F1	EX/MEM → EX (rs1)	ForwardA	fwd_exmem_rs1.s	ForwardA = "10"
F2	EX/MEM → EX (rs2)	ForwardB	fwd_exmem_rs2.s	ForwardB = "10"
F3	MEM/WB → EX (rs1)	ForwardA	fwd_memwb_rs1.s	ForwardA = "01"
F4	MEM/WB → EX (rs2)	ForwardB	fwd_memwb_rs2.s	ForwardB = "01"
S1	EX/MEM → Store	StoreFwd_EX	store_fwd_exmem.s	StoreFwd_EX = "10"
S2	MEM/WB → Store	StoreFwd_EX	store_fwd_memwb.s	StoreFwd_EX = "01"
H1	Load-use (lw → add)	HDU + pipe_control	hazard_load_use_add.s	
		Expected control:	PCWrite = 0, IFID_Write = 0, IDEX_Flush = 1	
H2	Load-use (lw → sw)	HDU + pipe_control	hazard_load_use_sw.s	
		Expected control:	same as H1 (PCWrite = 0, IFID_Write = 0, IDEX_Flush = 1)	

[2.e.ii] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.

Control Hazard Test Coverage Table							
Case ID	Control Instruction(s)	Scenario	What This Test Validates	Expected Pipeline Response	Key Signals to Observe	Test File	Pass Criteria
CH-S1	BEQ	Not-taken → Taken sequence	Correct branch decision timing and correct squash of wrong-path instructions	Flush IF/D and ID/EX only when branch is taken	s_Branch_EX, s_IFID_Flush, s_IDEX_Flush, s_POWrite, s_NextInstAddr	ch_beq.s	Taken branch removes fall-through effects; final stored/register value matches expectation
CH-S2	BNE	Not-taken → Taken	Same branch mechanism with inverted condition	Same as above	Same as above	ch_bne.s	BNE behavior matches RARS; flush only on taken
CH-S3	BLT (signed)	Positive compare not-taken + negative vs positive taken	Signed compare path correctness (via sign flag)	Flush on taken	s_ALUSign, s_Branch_EX, flush signals	ch_blt.s	Wrong-path instruction after taken BLT is squashed; final value correct
CH-S4	BOE (signed)	Mixed signed cases	Signed ≥ decision correctness	Flush on taken	s_ALUSign, s_Branch_EX, flush signals	ch_bge.s	Correct taken/not-taken behavior across signed values
CH-S5	BLTU (unsigned)	Unsigned less-than cases	Unsigned compare correctness (borrow/carry logic)	Flush on taken	s_Cout, s_Branch_EX, flush signals	ch_bltu.s	Cout-based decision matches expected results
CH-S6	BGEU (unsigned)	Unsigned ≥ cases	Unsigned ≥ path correctness	Flush on taken	s_Cout, s_Branch_EX, flush signals	ch_bgeu.s	Correct unsigned branch behavior
CH-S7	JAL	Unconditional jump with link	Jump priority and correct PC+4 writeback	Jump causes flush of younger wrong-path instructions	s_Jump_EX, s_IFID_Flush, s_IDEX_Flush, s_PC_WB, s_RegWrite_WB	ch_jal.s	Fall-through instructions do not commit; rd receives PC+4
CH-S8	JALR	Register-indirect jump with link	Correct target computation (rs1+imm, LSB cleared) + jump flush	Same as JAL	s_Jump_EX, s_ReadData1_EX, s_Imm_EX, s_NextInstAddr, flush signals	ch_jalr.s	Correct jump target; fall-through squashed; rd receives PC+4
CH-C1	BEQ + BNE	Back-to-back conditional branches	Stable flush behavior across consecutive branch events	Each taken branch triggers correct flush	flush signals across multiple cycles	ch_combo_beq_bne.s	No wrong-path state changes across consecutive branches
CH-C2	BLT + BOE	Signed branch combinations	Signed compare interactions in a realistic pipeline sequence	Correct per-branch flush	s_ALUSign + flush signals	ch_combo_blt_bge.s	Signed branch outcomes remain consistent under interaction
CH-C3	BLTU + BGEU	Unsigned combinations	Carry/borrow-based branch stability under interaction	Correct per-branch flush	s_Cout + flush signals	ch_combo_bltu_bgeu.s	Unsigned branches behave correctly when combined
CH-C4	JAL + BEQ	Jump + conditional mix	Jump priority over conditional control paths	Jump-driven flush dominates when applicable	s_Jump_EX, s_Branch_EX, flush signals	ch_combo_jal_beq.s	Jump behavior remains correct even with nearby conditional branches
CH-C5	JALR + Branch	Indirect jump + conditional	JALR target correctness + flush correctness under mixed control	Jump-driven flush dominates	s_ReadData1_EX, s_Imm_EX, s_Jump_EX, flush signals	ch_combo_jalr_branch.s	No fall-through commits; correct link + target

[2.f] report the maximum frequency your hardware-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).

From the Quartus timing report, the maximum clock frequency **our** hardware-scheduled pipelined processor can run at is **39.33 MHz** (corresponding to a data-arrival time of 28.40 ns and a negative slack of -5.43 ns against the 20 ns clock constraint).

The critical path starts at the **EX/MEM pipeline register** bit **fs\_ex\_mem\_reg:U\_EX\_MEM|s\_ALUResult\_reg[6]**, then passes through the **data memory blocks DMem|ram**, the **load extender U\_LOADEXT** (Mux36), the **write-back / operand multiplexers Mux28** and **Mux60** that form **s\_ALUInputA**, then through the **ALU adder U\_ALU|U\_ADDER** and its result-selection / compare logic (**U\_ALU|Mux43** and **U\_ALU|Equal4**), into the **branch/CHU unit U\_CHU|o\_BranchTaken**, then the **fetch logic U\_FETCH|o\_NextPC**, and finally into the **PC register pc\_reg:U\_PC|s\_PC[8]**.

In short, **our** critical path is an EX→MEM→WB→branch→fetch feedback path:

EX/MEM **s\_ALUResult** → DMem → load\_extender → ALU input mux → ALU adder & branch compare → CHU branch-taken logic → fetch\_logic o\_NextPC → pc\_reg (PC[8]).