



VIT[®]
Vellore Institute of Technology
(Deemed to be University under section 3 of UGC Act, 1956)

Fall Semester 2022-2023

MVLD504– Analog IC Design

M. Tech VLSI Design

School of Electronics Engineering

Vellore Institute of Technology

Name: Vaidehi Muley

Registration Number: 22MVD0086

Slot: L27 + L28

Differential Amplifier

1. **Aim:**

To design a differential amplifier with active load with the following specification
(Input common mode range)

$$\text{ICMR}_+ = 1.6 \text{ V (Input common mode range)}$$
$$\text{ICMR-} = 0.7\text{V}$$
Gain \geq 20dB


Slew rate $-5\text{V}/\mu\text{S}$

GBW>=5MHZ

Power<3mw

Cl=10pf

2. Design:






Fig. Differential Amplifier Schematic




Fig. NMOS Characterization

3. Procedure & Calculation:

1) Determine current requirements:

22mvd0086

$$\text{Slew rate} = I_{\text{tail}} / C_L$$

$$I_{\text{tail}} = I_4 = \text{Slew rate} \cdot C_L = 5 \times 10 \times 10^{-12} / 10^{-6}$$

$$I_4 = 50 \mu\text{A}$$

$$I_{1,2} = \frac{I_{\text{tail}}}{2} = \frac{I_4}{2} = 25 \mu\text{A}$$

(\because M5-6 mirrors current in differential pair since I_1 should be equal I_2 . As M5 is in series with M1, $I_1 = I_5$)

$$\underline{I_1 = I_5 = 25 \mu\text{A}}$$

2) Design of input pair:

i) $GBW = \frac{g_m}{2\pi f C_L}$

From GBW & C_L , g_m of input pair is obtained

$$GBW = \frac{g_{m1,2}}{2\pi f C_L}$$

$$\therefore 5 \times 10^6 = \frac{g_{m1,2}}{2\pi \times 10 \times 10^{-12}}$$

$$\therefore g_{m1,2} = 3.1415 \times 10^4 = \underline{314.15 \times 10^6}$$

ii) g_m / I_D ~~now~~ ~~calculations~~ calculations:-

$$I_1 = I_2 = 25 \mu\text{A}$$

$$\frac{g_m}{I_D} = 314.15 \mu / 25 \mu = 12.566 \frac{g_m}{I_D} = 12.566$$

$$\boxed{\frac{g_m}{I_D} = 12.56}$$

iii) Channel length:

Channel length obtained from DC gain $A_V = \frac{g_{m1,2}}{g_{ds2} + g_{ds6}}$

Gain requirement = 20dB $\rightarrow 10$

$$g_{ds2} + g_{ds6}$$

$$\text{Gain}(A_v) = 10$$

$$A_v = \frac{g_{m112}}{g_{ds2} + g_{ds6}} \quad \therefore 10 = \frac{314.15 \mu}{g_{ds2} + g_{ds6}} \quad 22\text{mvd0086}$$

$g_{ds2} + g_{ds6} = 31.4 \mu$ assuming conductance is equally distributed among $M2$ & $M6$

$$\therefore g_{ds2} = g_{ds6} = 31.4 \mu / 2 = \underline{\underline{15.7 \mu}}$$

3) Intrinsic gain of input transistors:

$$\text{Intrinsic gain} = \frac{g_m}{g_{ds}}$$

$$314.15 \mu / 15.7 \mu = \underline{\underline{20.009}}$$

4) Channel length & Intrinsic gain requirement:

Choose L from g_m/I_d vs g_m/g_{ds} for various L values
 $\text{Cd}^{\circ} \quad L = 0.18 \mu$ from graph procedure.

5) Find I_d/W vs g_m/I_d graph:

$$I_d/W = 14.5338 \text{ obtained.}$$

6) Find width:

$$W = \frac{I_d}{I_d/W} \rightarrow 25 \mu / 14.533 \quad \therefore \boxed{W = 1.7202 \mu\text{m}}$$

\therefore For input pair, fix $W = 1.72 \mu\text{m}$.

7) Find V_{gs} :

From g_m/I_d vs V_{gs} graph

Find V_{gs} value for which $g_m/I_d = 12.56$

V_{gs} obtained is $\underline{\underline{539.703 \text{ mV}}}$

⑧ Current through MOSFETs:

22mvd0086

Considering lengths of MOSFET to be 180nm.

$$V_{gs} = V_{g1} - V_{s1}$$

$$V_{s1min} = V_{dsat4}$$

$$V_{g1} = V_{gs1} + V_{s1}$$

$$V_{g1} \geq V_{gs1} + V_{dsat4}$$

We know that $V_{inmin} = 0.7V$ (given)

$$ICMR = -0.7V$$

V_{gs1} is obtained from g_m over i_d vs v_{gs} graph of i/p pair.

V_{gs} is obtained as 589.703mV

$$V_{dsat} \leq 0.7 - V_{gs1}$$

$$= 0.7 - 0.5897 = 0.1103V = \underline{\underline{110.3mV}}$$

⑨ V_{dsat} vs g_m/i_d graph:

i) W calculation:

$$W = i_d / (i_d/W) = 50\mu / 8.3138$$

$$W = 6.014\mu m$$

ii) Calculation of V_{gs} from g_m/i_d vs V_{gs} graph:

V_{gs} is obtained as 541.82mV

10) Design of current mirror load:

$$V_{dd} / V_{gs5/6} = V_{d1/2}$$

$$V_{d1/2} > V_{g1} - V_{th1}$$

22mvd0086

$$V_{d2} + V_{th1} \geq V_{inmax}$$

$$V_{d1,2} \geq V_{inmax} - V_{th1}$$

$$V_{d1,2} \geq V_{inmax} - (V_{gs1} - V_{dsat1})$$

$$V_{d1,2} = V_{gs1,6}$$

$$V_{gs1,6} \geq V_{dd} - V_{d1,2}$$

$$V_{d1,2} \geq 1.6 - (589.70m - 131.37m)$$

$$V_{d1,2} \geq V_{dd} - V_{d1,2}$$

$$V_{gs1,6} \geq 1.8 - 1.1416$$

$$V_{gs1,6} \geq 0.6584V$$

$$\boxed{V_{sg} = 0.6584V}$$

ii) PMOS width:

Assuming $V_{sg} \geq 0.6$

$$G_{m/id} = 14.13$$

$$I_{d/w} = -3.502167$$

$$W = 7.138 \times 10^{-6}$$

Assuming $V_{sg} \geq 0.58$

$$G_{m/id} = 15.363$$

$$I_{d/w} = -2.60652$$

$$W = 9.59133 \times 10^{-6}$$

Assuming $V_{sg} \geq 0.56$

$$G_{m/id} = 16.5645$$

$$I_{d/w} = -1.8963$$

$$W = 1.316 \times 10^{-6}$$

\therefore Pmos width is fixed as 9.59133 μm

4. Results:




Fig. Gm/id vs id/w graph




Fig.OS graphs for various L values .




Fig. Id/w graph




Fig. Vgs graph

[illegible]

Fig. Id graph




Fig. gmoverid vs vgs graph

Now plot V_{dsat} vs g_m/i_d graph

1. Open result browser after adding the simulation file of the nmos.
2. Now from the parameters plot both V_{dsat} and gm/id graphs in the same window
3. Now change one of the axis and plot gm/id vs V_{dsat}
4. Draw a horizontal trace at v_{dsat} value to obtain required gm/id value




Fig. Vdsat graph

□ Plot gm/id vs Id/W graph

1. Open result browser after adding the simulation file of the nmos.
2. Now from the parameters plot both Id/w and gm/id graphs in the same window
3. Now change one of the axis and plot gm/id vs Vdsat
4. Draw a trace at gm/id value to obtain required id/w value
5. Here the value of Id/w is obtained by sending both id and w traces to calculator




Fig. i_d/w graph

From the graph I_d/w is obtained as $\square 8.3138A$

We know that current through tail source is $50u$

\square Calculate the value of W

$$W = i_d / (i_{doverw}) = 50u / 8.3138$$

$$W = 6.014um$$

\square Calculate V_{gs} from g_m/i_d vs V_{gs} graph

V_{gs} is obtained as $541.182mv$




Fig. g_m/i_d vs V_{gs}




Fig. gmoverid for current mirror load




Fig. gmoverid vs id/w graph for current mirror load

From the graph for $gm/id=10.7871$ we obtained $I_d/W = -7.2008$

□ Find the value of W

From the values of i_d and I_d/w find the values of W

W is obtained as 3.4718×10^{-6}

Now Construct the total circuit with the widths obtained and apply ICMR+ and ICMR- to the circuit and check if all the mosfets are in saturation. If they are not in saturation reduce the V_{gs} value and find all the above parameters again and find the Width again.

Inference:

In this assignment the Differential Amplifier is implemented with Active Load with necessary calculations such that It offers the Gain of 40dB along with given specifications and performed its AC analysis.