### Mini Project

# RAM & ROM DESIGN USING VERILOG

By

# **VAIDEHI MULEY**

M.Tech (VLSI Design)
VIT, Vellore
2022 - 24

## **INTRODUCTION**

#### RAM (Random Access Memory)




Fig.1.1 Block Diagram of RAM

Random Access Memory (RAM) is a fundamental component of modern computing systems, playing a crucial role in their performance and functionality. Unlike storage devices such as hard drives or SSDs, which store data persistently even when the power is off, RAM is volatile memory. This means it is used for temporary data storage while a computer is powered on, allowing the CPU to access data quickly and efficiently. Functionality: RAM serves as a high-speed temporary storage for data that the computer's processor (CPU) needs to access quickly. It holds data that is actively being used or manipulated by currently running programs importance lies in its role as a bridge between the CPU and long-term storage. It ensures that the CPU can quickly access the data it needs to execute instructions, significantly improving overall system performance. Insufficient RAM can lead to sluggish performance, frequent program crashes, or an inability to run certain applications altogether.




Fig.1.2 Block Diagram of Single port RAM

Single Port RAM (Random Access Memory) is a type of memory that allows data to be read from and written to a single port or interface at a time. It is a basic form of RAM commonly used in various applications where simple data storage and retrieval operations are sufficient. Structure: Single Port RAM typically consists of a single set of data input and output ports, which means it can handle either read or write operations at any given time, but not both simultaneously. Advantages: Single Port RAM is straightforward to design and implement, making it cost-effective for applications where basic data storage and retrieval operations are sufficient. It also consumes less power compared to more complex RAM types. Limitations: The primary limitation of single port RAM is its inability to perform simultaneous read and write operations. This can potentially lead to delays in data access if multiple devices or processes need to access the RAM at the same time. Many microcontrollers incorporate single port RAM for temporary data storage during program execution. Basic embedded systems used in appliances, industrial controls, or consumer electronics often utilize single port RAM for storing operational data. In applications where real-time data processing is not critical, single port RAM can handle data buffering and temporary storage effectively.




Fig.1.3 Block Diagram of Dual port RAM

Dual port RAM" (often abbreviated as DP RAM) is a type of memory that offers two separate ports or interfaces for simultaneous data access. This feature allows for independent read and write operations to occur simultaneously, which can be beneficial in certain applications requiring high-speed access from multiple sources. Dual Port Structur: Dual port RAM consists of two independent sets of data input and output ports, typically labeled as Port A and Port B. operates independently, allowing for simultaneous read operations. Simultaneous Access: One of the primary advantages of dual port RAM is its ability to handle simultaneous data access from different devices or processes. For example, while one device is reading data from Port A, another device can be writing data to Port B concurrently. Advantages: ability to support multiple simultaneous access operations without conflict. This capability enhances system performance in applications where data throughput and real-time responsiveness are critical. Dual port RAM is used in routers, switches, and network interface cards (NICs) to handle simultaneous data transfers between network devices. In video processing systems, dual port RAM can manage simultaneous data read/write operations for video frames and image data, ensuring smooth playback and processing. Applications requiring real-time data processing, such as control systems in industrial automation or robotics, benefit from the simultaneous access capabilities of dual port RAM.

#### **ROM (Read Only Memory)**




Fig. 1.4 Block Diagram of ROM

ROM, or Read-Only Memory, is a type of computer memory that stores data and instructions that cannot be easily modified or overwritten by the user or the computer system. Unlike RAM (Random Access Memory), which is volatile and loses its data when power is turned off, ROM retains its contents even when the power is off. This characteristic makes ROM suitable for storing critical system firmware, boot loaders, and other essential programs that need to be preserved throughout the life of a device. Non-Volatile: ROM is non-volatile memory, meaning it retains its contents even when the power supply is turned off. This makes it ideal for storing permanent or semi-permanent data and instructions. Read-Only Access: As the name suggests, ROM typically allows data to be read from it, but not written to or modified by normal means. The contents are often programmed or "burned" into the memory during manufacturing and cannot be changed in the field. Applications: ROM is used for storing firmware, which includes the basic input/output system (BIOS) of computers, firmware of embedded systems (such as microcontrollers and IoT devices), and other critical software that needs to be permanently stored and easily accessible.ROM holds the BIOS or UEFI firmware, which initializes hardware components and loads the operating system during startup ROM is used in devices like smart TVs, smartphones, and IoT devices to store firmware and operating system kernels ROM is used in devices such as gaming consoles, digital cameras, and set-top boxes to store firmware and system software.

# **DESIGN & TESTBENCH USING VERILOG**

#### **RAM (Single Port)**

```
//Design
module single port ram(
                                                   always @ (posedge clk)
 input [7:0] data, //input data
                                                     begin
 input [5:0] addr, //address
                                                      if(we)
                                                       ram[addr] \le data;
 input we, //write enable
 input clk, //clk
                                                      else
 output [7:0] q //output data
                                                        addr reg \le addr;
);
                                                     end
 reg [7:0] ram [63:0]; //8*64 bit ram
                                                    assign \ q = ram[addr \ reg];
 reg [5:0] addr reg; //address register
                                                   endmodule
                                                    .addr(addr),
//Testbench
                                                     .we(we),
module single port ram tb;
                                                     .clk(clk),
 reg [7:0] data; //input data
                                                     .q(q)
 reg [5:0] addr; //address
                                                    );
 reg we; //write enable
 reg clk; //clk
                                                    initial
 wire [7:0] q; //output data
                                                     begin
                                                      $dumpfile("dump.vcd");
 single port ram spr1(
                                                      $dumpvars(1, single port ram tb);
  .data(data),
                                                      clk=1′b1;
                                                      forever #5 clk = \sim clk;
```

end #10; initial addr = 5'd2; begin #10; data = 8'h01;addr = 5'd0;data = 8'h04;we = 1'b1;addr = 5'd1; #10; we = 1'b1;#10; data = 8'h02;addr = 5'd1;addr = 5'd1; #10; we = 1'b0;#10; data = 8'h03;addr = 5'd2; addr = 5'd3; #10; #10; end addr = 5'd0;we = 1'b0;initial #10; #90 \$stop; addr = 5'd1;endmodule

#### **RESULTS**




Fig. 2.1 Waveform of Single port RAM

#### RAM (Dual Port)

```
//Design
                                                    endmodul
module dual port ram(
                                                  // Testbench
 input [7:0] data a, data b, //input data
                                                  module dual port ram tb;
 input [5:0] addr a, addr b, //Port A and
                                                    reg [7:0] data a, data b; //input data
Port B address
                                                    reg [5:0] addr a, addr b; //Port A and
                                                   Port B address
 input we a, we b, //write enable for Port
A and Port B
                                                    reg we a, we b; //write enable for Port A
 input clk, //clk
                                                   and Port B
 output reg [7:0] q a, q b //output data at
                                                    reg clk; //clk
Port A and Port B
                                                    wire [7:0] q a, q b; //output data at Port
                                                  A and Port B
);
 reg [7:0] ram [63:0]; //8*64 bit ram
                                                    dual port ram dpr1(
                                                     .data a(data a),
always @ (posedge clk)
                                                     .data \ b(data \ b),
  begin
                                                     .addr a(addr a),
    if(we a)
                                                     .addr \ b(addr \ b),
     ram[addr \ a] \le data \ a;
                                                     .we a(we\ a),
    else
                                                     .we b(we\ b),
     q \ a \le ram[addr \ a];
                                                     .clk(clk),
  end
                                                     .q \ a(q \ a),
                                                     .q \ b(q \ b)
 always @ (posedge clk)
                                                    );
  begin
    if(we b)
                                                    initial
     ram[addr \ b] \le data \ b;
                                                     begin
    else
                                                      $dumpfile("dump.vcd");
     q b \leq ram[addr b];
                                                      $dumpvars(1, dual port ram tb);
  end
```

```
clk=1'b1;
  forever #5 clk = \sim clk;
                                                   #10;
 end
                                                   addr_a = 6'h02;
initial
                                                   addr_b = 6'h03;
 begin
  data_a = 8'h33;
  addr_a = 6'h01;
                                                   we_a = 1'b0;
  data b = 8'h44;
                                                   #10;
  addr \ b = 6'h02;
                                                   addr_a = 6'h01;
  we a = 1'b1;
  we b = 1'b1;
                                                   data b = 8'h77;
                                                   addr \ b = 6'h02;
  #10;
                                                   we_b = 1'b1;
  data a = 8'h55;
                                                   #10;
  addr_a = 6'h03;
                                                  end
                                                 initial
  addr_b = 6'h01;
                                                  #40 $stop;
                                                endmodule
  we b = 1'b0;
```

#### **RESULTS**




Fig.2.2 Waveform of Dual port RAM

#### **ROM**

```
//Design
                                                    mem[8] = 4'b1010;
module rom (
                                                    mem[9] = 4'b0010;
                                                    mem[10] = 4'b1110;
 input clk, //clk
                                                    mem[11] = 4'b0010;
 input en, //enable
 input [3:0] addr, //address
                                                    mem[12] = 4'b0100;
 output reg [3:0] data //output data
                                                    mem[13] = 4'b1010;
                                                    mem[14] = 4'b1100;
);
                                                    mem[15] = 4'b0000;
 reg [3:0] mem [15:0]; //4 bit data and 16
                                                   end
locations
                                                endmodule
 always @ (posedge clk)
  begin
                                                // ROM testbench
   if (en)
    data \le mem[addr];
                                                module rom tb;
   else
                                                 reg clk; //clk
    data \le 4'bxxxx:
                                                 reg en; //enable
  end
                                                 reg [3:0] addr; //address
                                                 wire [3:0] data; //output data
 initial
  begin
                                                 rom r1(
   mem[0] = 4'b0010;
                                                  .clk(clk),
   mem[1] = 4'b0010;
                                                  .en(en),
   mem[2] = 4'b1110;
                                                  .addr(addr),
   mem[3] = 4'b0010;
                                                  .data(data)
   mem[4] = 4'b0100;
                                                 );
   mem[5] = 4'b1010;
   mem[6] = 4'b1100;
                                                 initial
   mem[7] = 4'b0000;
                                                   begin
```

```
$dumpfile("dump.vcd");
                                                   en = 1'b0;
  $dumpvars(1, rom tb);
                                                   addr = 4'b1111;
                                                   #10;
  clk=1'b1;
  forever #5 clk = \sim clk;
                                                   en = 1'b1;
 end
                                                   addr = 4'b1000;
                                                   #10;
initial
                                                   addr = 4'b0000;
 begin
  en = 1'b0;
                                                   #10;
  #10;
                                                    addr = 4'bxxxx;
                                                   #10;
  en = 1'b1;
                                                  end
  addr = 4'b1010;
  #10;
                                                 initial
                                                  begin
  addr = 4'b0110;
                                                   #80 $stop;
  #10;
                                                  end
  addr = 4'b0011;
                                                endmodule
  #10;
```

#### **RESULTS**




Fig.2.1 Waveform of ROM