

Fall Semester 2022-2023

MVLD504- Analog IC Design

M. Tech VLSI Design

School of Electronics Engineering

Vellore Institute of Technology

Name: Vaidehi Muley

Registration Number: 22MVD0086

Slot: L27 + L28

Differential Amplifier

1. **Aim:**

To design a differential amplifier with active load with the following specification (Input common mode range)

ICMR+ = 1.6 V (Input common mode range)

ICMR = 0.7V

Gain>=20dB


Slew rate $-5V/\mu S$

GBW>=5MHZ

Power<3mw

Cl=10pf

2. Design:






Fig. Differential Amplifier Schematic



Fig. NMOS Characterization

3. Procedure & Calculation:

1	Determine	current	requirements:	
---	-----------	---------	---------------	--

Slewrate = Itail a

22mvd.0086

Itail = I4 = Sewrate CL = 5 × 10×10 12/106

I4 = 50 MA

I1,2 = Itail = I4 = 25 MA

("Mr-6 mirrors current in differential pair since I should be equal Iz As Mr is in series with MI, TITEIX

I1=I5=254A

- 2) Design of input pairs
- i) GBW = gm = 2TYCL

From CBW & Ce, gm of input pair is obtained

GBW = 9m112 271f CL

 $5 \times 10^{-6} = 9m_{112}$ $2 11 \times 10 \times 10^{12}$

- gm112 = 301415X104 = 314015X106

i) gm/id now enercalculations: -

II= I2 = 25 MA

3m = 314015 M/25 M = 12.566 gra = +2756

3m = 12,5G

(11) Channel length:

Channel longthe obtained from DC gain AV = gm112 _ Gain significant = 2

Gain suguisment = 20dB -> 10

	Page No Date: Vouvi
	Ctain (Av) = 10. Av = 9m112 = 8. 10 = 314:154 22mvd0086 gas 2+dyds 6 gds 2+gds 6
	gds2+gds6=31.491 assuming conductance is equally distributed among M2 & M6 g - gds2=gds6=31411/2=15.74
3)	Intrinsic gain of input transistors.
	Intrinsic gaim = 9m gds. 314.15u /15.7u = 20.009
4)	Channel length & Intoinsic gain requirement.
	Closse L Joson gmlid vs gmlgds for various Lvalues Cds L=0.18 µ from graph procedure
3)	Find 9d/W vs gm/id = graph:
	Illov = 14.5338 Obtained.
6)	Find midth:
	W = Id → 25 μ [4,533 W=1,7202 μm] Id W
	: For input paix, fix W = 1072 um.
	Find Vgs.
	Find Vgs value for which gm/Id = 12,56 Vgs obtained is 539,703mV

	Page No Your	\sim
(3)	Convent through MOSFETs: 22mvd0086	
	Considering lengths of most ET to be 180nm.	
	$Vgs = Vg_1 - Vs_1$ $Vs_1min = Vd_3at_4$	
	$Vg_1 = Vg_{31} + Vs_1$ $Vg_1 >= Vg_{31} + Vd_{3}at_4$	
	We know that Vinmin = 0.7V (given) ICMR = -0.7V	
	Vgs is obtained from gmoverid us vgs graph of ilp pain vgs is obtained as 589, 703mV	
	Vdsat < =0.7-Vgs1 =0.7-0.5897 = 0.1103v = 110.3mv	
9)) Vdsat us gmlid graph'.	
(ا	W calculation :	
	W=id8/9d/W=50x/8.3138 W=6.014pm	
99)	Calculat of vgs from gm/id us vgs graph.	
	Vgs is Obtained as 541-182mV	
10)	Design of awarent miserose load:	
	Vad / Vgs 516 = Vd1,2. Vd1,2 > Vg1 - Vtu1	

22mvd0086

11) PMOS width:

V39=0.6584V

Assuming Vsg >=0.6 Gm/id=14.13 Id/W = -3.502/67 W=7.138×10-6

Assuming Vsg $\geq = 0.58$ Gm/id = 15.363 Id/W = -2.60652 W = 9.59133 * 156

Assuming Vsg >= 0.56

Gm/id = 16.5645

Id/W = -1.8963

W = 1.316*106

- Pmos width is fixed as 9.59133um

4. Results:




Fig. Gm/id vs id/w graph




Fig.OS graphs for various L values .




Fig. Id/w graph




Fig. Vgs graph




Fig. Id graph




Fig. gmoverid vs vgs graph

Now plot Vdsat vs gm/id graph

- 1. Open result browser after adding the simulation file of the nmos.
- 2. Now from the parameters plot both Vdsat and gm/id graphs in the same window
- 3. Now change one of the axis and plot gm/id vs Vdsat
- 4. Draw a horizontal trace at vdsat value to obtain required gm/id value




Fig. Vdsat graph

□Plot gm/id vs Id/W graph

- 1. Open result browser after adding the simulation file of the nmos.
- 2. Now from the parameters plot both Id/w and gm/id graphs in the same window
- 3. Now change one of the axis and plot gm/id vs Vdsat
- 4. Draw a trace at gm/id value to obtain required id/w value
- 5. Here the value of Id/w is obtained by sending both id and w traces to calculator




Fig. id/w graph

From the graph Id/w is obtained as $\square 8.3138A$

We know that current through tail source is 50u

 \Box Calculate the value of W

W=id/(idoverw) = 50u/8.3138

W=6.014um

 \square Calculate Vgs from gm/id vs Vgs graph

Vgs is obtained as 541.182mv




Fig. gmoverid vs Vgs




Fig. gmoverid for current mirror load




Fig. gmoverid vs id/w graph for current mirror load

From the graph for gm/id=10.7871 we obtained Id/W=-7.2008

 \Box *Find the value of W*

From the values of id and Id/w find the values of W

W is obtained as 3.4718 x 10^-6

Now Construct the total circuit with the widths obtained and apply ICMR+ and ICMR- to the circuit and check if all the mosfets are in saturation. If they are not in saturation reduce the Vgs value and find all the above parameters again and find the Width again.

In this assignment the Differential Amplifier is implemented with Active Load with necessary calculations such that It offers the Gain of 40dB along with given specifications and performed its AC analysis.					