

02155 - Computer Architecture and Engineering Fall 2019

Assignment 3

AUTHORS

Sumanth Varambally - s191562 M V A Suhas Kumar - s191382

November 2019

Contents

1	Introduction						
2	Des	criptic	n of Source Files 2				
3	Design and Implementation of the simulator						
	3.1	Decod	ding the instruction	. 2			
	3.2		ition of instructions				
		3.2.1	R-type instructions				
		3.2.2	I-type instructions				
		3.2.3	U-type instructions				
		3.2.4	Load instructions				
		3.2.5	S-type instructions				
		3.2.6	J-type instructions				
		3.2.7	jalr instruction				
		3.2.8	B-type instruction				
		3.2.9	Environment Calls				
	3.3	Memo	ory layout:				
		3.3.1	General purpose registers:				
		3.3.2	Memory layout for program:				
4	Bui	lding a	and running the simulator	6			
5	Appendix: Source code						
	5.1	main.	c:	. 7			
	5.2	instru	ac_utils.c	. 9			
	5.3	instru	ıc_utils.h	. 11			
	5.4	instru	ıc_exec.c	. 12			
	5.5		ɪc_exec.h				
	5.6	Makef	file	21			

1 Introduction

In this assignment we implement a simulator for a subset of the **RISC-V** instruction set, namely the integer instruction set **RV32I**, using the programming language C.

The simulator virtually runs all the instructions in software, and emulates all real processor states like **program counter(PC)**, **32 registers** and **memory** to hold instructions and data.

When a program is executed, the simulator performs the following operations:

- Reads the binary file from disk and copies it to a temporary buffer.
- Copies the instructions from the temporary buffer to the beginning (top) of RAM.
- Initialises the program counter to the address of the first instruction, and decodes and executes the instructions like a single clock cycle processor.
- The instruction opcode is first decoded to determine which type of instruction it is, and then the appropriate 'extract' function is used to extract the specifics of the instruction like the operation to be performed, source and destination registers and offsets.
- The corresponding operation is performed. The appropriate registers are updated in the register file, the program counter (PC) is updated (as need may be), and the contents of memory are changed as required.
- After execution of the program, the simulator stores the values of the 32 registers into dump.res.

All the general purpose registers x0-x31 are 32-bits long and hold the values that are interpreted by the instructions as 2's complement signed binary integers. We also ensure that the register x0 is enforced to 0. We simulate the program counter (PC) which stores the address of current instruction in execution. It is implemented as a C pointer.



2 Description of Source Files

We have divided the source code of the simulator into multiple files in order to better organise it and isolate different tasks. The main source files are as follows:

- main.c: The file that contains the main function. It contains code to read the instructions from disk, copy them to memory, initialize the program counter and registers, and run the main loop, which executes every instruction in memory.
- instruc_exec.c: The file that contains code to execute the different instructions. It uses a switch statement to distinguish between the different opcodes. The opcode and arguments are extracted from the input instruction using appropriate bit-masks and shifts (using functions from instruc_utils.c and the correct corresponding operation is performed.
- instruc_utils.c: The file that contains utility functions used for the extraction of the appropriate source, destination and functionality from the 32-bit instruction.

3 Design and Implementation of the simulator

When the simulator is run, memory is allocated for the programs being run in the simulator. By default, the memory size used is 32 Megabytes. Further, the binary code is copied onto the top of memory. The stack pointer is initialized to point 1 Megabyte from the top. This effectively means that the stack has a size of (1MB).

3.1 Decoding the instruction

In the decoding stage we first extract the opcode and then depending on the type of instruction, various other values. We use bit-shifting and bitwise operations with appropriate bitmasks to extract the required fields from the instruction. To explain how we performed decoding, we illustrate with an example

Example: We consider the decoding of an R-type instruction.

Instruction: add x15,x14,x15

Binary representation of instruction: 0000 0000 1111 0111 0000 0111 1011 0011

Fields:




Figure 1: Fields in R-type instruction (source: RISC-V Instruction Set Manual)



Extraction:

```
void r_type_extract(uint32_t instruc, uint8_t* rs1, uint8_t* rs2, uint8_t* rd, uint8_t* funct7, uint8_t* funct3)
{
    *rs1 = (instruc >> 15) & 0x1f;
    *rs2 = (instruc >> 20) & 0x1f;
    *rd = (instruc >> 7) & 0x1f;
    *funct7 = (instruc >> 25) & 0x7f;
    *funct3 = (instruc >> 12) & 0x07;
}
```

Figure 2: Extracting R type instruction

We illustrate the extraction of the value of rd, which is located in bits 8 to 12 in the instruction. In the above figure we see that to extract rd we first shifted the instruction to the right by 7 bits and used the bitwise AND operation with the bit mask 0x1f to get the last five bits.

Binary format of instruction: 0000 0000 1111 0111 0000 0111 1011 0011 Right shifted output: 0000 0000 0000 0001 1110 1110 0000 1111 Output after masking: 0000 0000 0000 0000 0000 0000 0000 1111, which is 15. We obtain the value of 15 for rd which is what we expect for the given instruction.

In the similar manner we extracted for other types of Instructions.



3.2 Execution of instructions

After decoding the instruction and obtaining the required fields, we next implement the operation execution based on the instruction using C operators. First, the type of instruction is determined using the opcode. The opcode is obtained by performing the bitwise AND operation with the bit-mask 0x7f. Then depending on the type of instruction, the appropriate operations are implemented.

3.2.1 R-type instructions

For these instruction we extract the values of rs1, rs2, rd, funct3 and funct7. Here, based on the values of funct3 and funct7, we operate on the values stored in register rs1 and rs2 and store the output in the location rd. For the unsigned instructions like sltu we cast the value of the operands as unsigned integers using the inbuilt C casting operation.

3.2.2 I-type instructions

For the I-Type instructions, we extract the values of rs1, rd, funct3 and imm. The exact operation is determined used the value of funct3.

3.2.3 U-type instructions

The instructions implemented here are AUIPC and LUI. The values of rd and imm are extracted for the computation. While LUI sets the lower 12bits of the rd register, AUIPC sets the rd to the appropriate address.

3.2.4 Load instructions

The Load instructions are encoded as I-Type instructions, and hence we extract the values of rs1, rd, funct3 and imm in a similar fashion. The value stored in memory is extracted from the source address and stored in the target register after bit shifting and bit masking, according to the size (load word vs load half-word vs load byte)

3.2.5 S-type instructions

The store insturctions are encoded as S-type instructions, and we extract rs1, rs2, funct3 and imm fields. The correct destination in memory is calculated, and the value from the source register is stored in memory.

3.2.6 J-type instructions

The J-type instruction is used to implement the jal instruction. The rd and imm fields are read and an unconditional jump to the appropriate address is performed by adding the correct offset to the pc. The address of the next instruction after the jump is also written to the rd register.



3.2.7 jalr instruction

The jalr instruction is implemented as an I-type instruction, and hence rs1, rd, funct3, imm are extracted. The address of the next instruction following the current instruction is written to rd.

3.2.8 B-type instruction

The branch instructions are implemented as B-type instructions, and the appropriate fields rs1, rs2, funct3, and imm are extracted. Depending on the value of funct3, the appropriate type of branch instruction is chosen. The two source registers are compared and depending on the result of the operation, the appropriate address of the next instruction is written to the pc register. Note that the immediate values are expressed in multiples of 2 bytes, and hence this has to be accounted for while calculating the correct address for the next instruction.

3.2.9 Environment Calls

A few environment calls are also implemented:

ID(a0)	Name	Description
10	exit	Ends the program
1	print_int	print intergers in a1
4	print_string	prints the null-terminated string whose address is in a1
11	print_character	prints ASCII character in a1
17	exit_2	ends the program with return code in a1

3.3 Memory layout:

3.3.1 General purpose registers:

In an actual RISC-V processor, general purpose registers are stored in the CPU. In order to simulate the same situation in the simulator, we allocated a separate space of 128 bytes other than the memory used for real memory operations.

3.3.2 Memory layout for program:

In the simulator we allocated a total space of 32MB RAM for the microprocessor. We allocated memory for mainly text (or code), data and stack. The order of allocation would be i.e starting from address 0 to the text block. Data can be stored anywhere in the memory other than text or stack. Due to the large size of memory, there is very less possibility for collision and stack pointer is initialised to a high value to have sufficient space for stack.






Figure 3: Memory layout

4 Building and running the simulator

To build the simulator, the gcc-multilib library is required, since the simulator is run as a 32-bit binary. Once the libary is installed, run make.

To run a binary file, type ./risc-simul <binary file>

Any outputs, as well as the final register states are printed. A binary dump of the final register contents are also stored in dump.res

5 Appendix: Source code

5.1 main.c:

```
#include <stdio.h>
1
2
    //for fixed size data types
3
    #include <stdint.h>
    #include <stdlib.h>
    #include "instruc_utils.h"
    #include "instruc_exec.h"
7
    #define MAX_BUFFER_SIZE 1024*1024
    #define MAX_INSTRUCTIONS MAX_BUFFER_SIZE / 4
9
    //32 MB
10
    #define MEMORY_SIZE 32 * 1024 * 1024
11
12
    int main(int argc, char const *argv[])
13
    {
14
        uint32_t *instructions = NULL;
15
        int n_instructions=0;
16
17
        if(argc != 2)
19
        {
            printf("ERROR: Improper usage.\n");
20
            printf("Syntax: riscsimul program name>\n");
21
            return -1;
22
        }
23
        else
24
            //open the file
26
            FILE *fb;
27
            fb = fopen(argv[1], "rb");
28
            if(fb==NULL)
29
            {
30
                 printf("ERROR: Could not open file %s\n", argv[1]);
31
                 return −2;
32
            }
33
            //read all the instructions
34
            instructions = malloc(MAX_BUFFER_SIZE);
35
            while(fread(&instructions[n_instructions++], 4, 1, fb) == 1)
36
37
                //do nothing
38
```

```
}
39
             n_instructions -= 1;
40
        }
41
42
        int32_t *pc = 0;
43
        int32_t registers[32];
44
45
46
        int32_t *ram = (int32_t*)(calloc(MEMORY_SIZE/4, 4));
47
        //initialise registers to 0
48
        for (int i = 0; i < 32; i++)
49
             registers[i] = 0;
50
51
        //initialize stack pointer such that we have 1MB stack
52
        registers[2] = (int32_t) (ram + (MEMORY_SIZE - 1024*1024)/4);
53
54
        //copy the code to memory
55
        for(int i = 0; i < n_instructions; i++)</pre>
56
57
        {
             ram[i] = instructions[i];
58
59
        free(instructions);
60
61
62
        pc = ram;
63
        for (; ; )
64
        {
65
             int32_t instr = *pc;
66
             //printf("%s\n", );
67
             pc = process_instruction(instr, registers, ram, pc);
68
69
70
             //test for program end
             if(pc > ram+n_instructions)
71
                 break;
72
             //print_registers(registers);
73
             //getchar();
74
        }
75
        printf("\nPrinting register contents:\n" );
76
        print_registers(registers);
77
        free(ram);
78
        return 0;
79
    }
80
```

5.2 instruc utils.c

```
#include "instruc_utils.h"
2
    #include <stdio.h>
3
4
5
    void print_registers(int32_t *registers)
6
7
        FILE *write_ptr;
8
        for(int i = 0; i < 32; i++)
9
        {
10
            printf("x%d:\t\t%d\n", i, registers[i]);
11
        }
12
        write_ptr = fopen("dump.res","wb"); // w for write, b for binary
13
        fwrite(registers, 4*32, 1, write_ptr);
14
15
    }
16
17
    int32_t sign_extend(int32_t num, int bits)
18
19
        uint32_t left_most = num >> (bits-1);
20
        return left_most == 0x01 ? ((0xffffffffff<<bits) + num ) : num;</pre>
21
22
    }
23
24
    void r_type_extract(uint32_t instruc, uint8_t* rs1, uint8_t* rs2, uint8_t*
25
       rd, uint8_t* funct7, uint8_t* funct3)
26
        rs1 = (instruc >> 15) \& 0x1f;
27
        rs2 = (instruc >> 20) \& 0x1f;
28
        rd = (instruc >> 7) \& 0x1f;
29
        funct7 = (instruc \Rightarrow 25) & 0x7f;
30
        funct3 = (instruc \Rightarrow 12) & 0x07;
31
        opcode = instruc&0x7f;
32
    }
33
34
    void i_type_extract(uint32_t instruc, uint8_t* rs1, uint8_t* rd, uint8_t*
35
       funct3, int32_t *imm)
    {
36
        *rd = (instruc >> 7) \& 0x1f;
37
        *funct3 = (instruc >> 12) & 0x07;
38
        *rs1 = (instruc >> 15) \& 0x1f;
```

```
*imm = sign_extend(instruc >> 20, 12);
40
41
42
43
    void u_type_extract(uint32_t instruc, uint8_t* rd, int32_t *imm)
44
        *rd = (instruc>>7) \& 0x1f;
45
        *imm = (instruc >> 12);
46
    }
47
48
    void b_type_extract(uint32_t instruc, uint8_t* rs1, uint8_t* rs2, uint8_t*
49
       funct3, int32_t*imm)
    {
50
        *rs1 = (instruc>>15) \& 0x1f;
51
        *rs2 = (instruc>>20) \& 0x1f;
52
        *funct3 =(instruc>>12) &0x07;
53
        int32_t imm_12 = (((instruc>>31)\&0x01)<<11);
54
        int32_t imm_11 = (((instruc>>7)\&0x01)<<10);
55
        int32_t imm_10_5 = (((instruc>>25)\&0x3f)<<4);
56
        int32_t imm_4_1 = ((instruc >> 8)\&0x0f);
57
        *imm = sign_extend(imm_12+imm_11+imm_10_5+imm_4_1,12);
58
    }
59
60
    void jalr_type_extract(uint32_t instruc, uint8_t* rs1, uint8_t* rd, uint8_t*
61
        funct3, int32_t *imm)
62
    {
        *rd = (instruc >> 7) & 0x1f;
63
        *funct3 = (instruc >> 12) & 0x07;
64
        *rs1 = (instruc >> 15) & 0x1f;
65
        *imm = sign_extend(instruc >> 20, 12);
66
67
68
69
    void j_type_extract(uint32_t instruc,uint8_t* rd,int32_t* imm)
70
        *rd = (instruc >> 7) \& 0x1f;
71
        int32_t imm_20 = (((instruc>>31)\&0x01)<<19);
72
        int32_t imm_19_12 = (((instruc>>12)&0xff)<<11);
73
        int32_t imm_11 = (((instruc>>20)\&0x01)<<10);
74
        int32_t imm_10_1 = ((instruc>>21)\&0x3ff);
75
        *imm = sign_extend(imm_20 + imm_19_12 + imm_11 + imm_10_1, 20);
76
    }
77
78
    void load_type_extract(uint32_t instruc, uint8_t* rs1, uint8_t* rd, uint8_t*
79
        funct3, int32_t* imm)
    {
80
```

```
*rd = (instruc >> 7) \& 0x1f;
81
        *funct3 = (instruc \Rightarrow 12) & 0x07;
82
        *rs1 = (instruc >> 15) & 0x1f;
83
        *imm = sign_extend(instruc >> 20, 12);
84
85
    }
86
    void s_type_extract(uint32_t instruc, uint8_t* rs2, uint8_t* rs1, uint8_t*
87
       funct3, int32_t* imm)
    {
88
        *rs2 = (instruc >> 20)\&0x1f;
89
        *rs1 = (instruc>>15)&0x1f;
90
        *funct3 = (instruc >> 12)\&0x07;
91
        int32_t imm_11_5 = (((instruc>>25)&0x7f)<<5);
92
        int32_t imm_4_0 = ((instruc>>7)\&0x1f);
93
        *imm = sign_extend(imm_11_5 + imm_4_0, 12);
94
95
```

5.3 instruc utils.h

```
#ifndef INSTRUC_UTILS
1
    #define INSTRUC_UTILS
2
3
   #include <stdint.h>
4
5
    void print_registers(int32_t *registers);
6
    void r_type_extract(uint32_t instruc, uint8_t* rs1, uint8_t* rs2, uint8_t*
       rd, uint8_t* funct7, uint8_t* funct3);
    void i_type_extract(uint32_t instruc, uint8_t* rs1, uint8_t* rd, uint8_t*
8
       funct3, int32_t *imm);
    void u_type_extract(uint32_t instruc, uint8_t* rd, int32_t *imm);
9
    void b_type_extract(uint32_t instruc, uint8_t* rs1, uint8_t* rs2, uint8_t*
10
       funct3, int32_t*imm);
    int32_t sign_extend(int32_t num, int bits);
11
    void j_type_extract(uint32_t instruc,uint8_t* rd,int32_t* imm);
12
    void load_type_extract(uint32_t instruc, uint8_t* rs1, uint8_t* rd, uint8_t*
13
        funct3, int32_t *imm);
    void s_type_extract(uint32_t instruc, uint8_t* rs2, uint8_t* rs1, uint8_t*
14
       funct3, int32_t* imm);
15
    #endif
16
```

5.4 instruc exec.c

```
#include "instruc_exec.h"
    #include "instruc_utils.h"
2
3
    int32_t* process_instruction(uint32_t instruc, int32_t *registers, int32_t *
4
       ram, int32_t *pc)
    {
5
        //extract the opcode from the instruction
6
        uint32_t opcode = instruc & 0x7f;
7
        uint8_t rs1, rs2, rd, funct3, funct7;
8
        int32_t imm;
9
        switch (opcode)
10
        {
11
        case 0x13: //I type instruction
12
13
             i_type_extract(instruc, &rs1, &rd, &funct3, &imm);
14
             switch (funct3)
15
             {
16
             case 0:
17
                 //addi
18
                 registers[rd] = registers[rs1] + imm;
19
20
                 break:
             case 1:
21
                 //slli
22
23
                 registers[rd] = (uint32_t)registers[rs1] << (uint32_t)(imm&0x1f)</pre>
24
                     ;
25
                 break;
26
27
             case 2:
28
                 //slti
29
                 registers[rd] = registers[rs1] < imm;</pre>
30
                 break;
31
32
             case 3:
33
                 //sltiu
34
                 registers[rd] = (uint32_t)registers[rs1] < (uint32_t)imm;</pre>
35
                 break;
36
37
             case 4:
38
                 //xori
39
```

```
registers[rd] = registers[rs1] ^ imm;
40
                 break;
41
42
43
             case 5:
                 //srli/srai
44
45
                 if((imm>>5) == 0)
46
                 {
47
                      //srli
48
                      registers[rd] = (uint32_t)registers[rs1] >> (uint32_t)(imm &
49
                          0x1f);
                 }
50
                 else if((imm>>5) == 32)
51
52
                      //srai
53
                      registers[rd] = registers[rs1] >> (imm & 0x1f);
54
55
                 break;
56
57
             case 6:
58
                 //ori
59
                 registers[rd] = registers[rs1] | imm;
60
                 break;
61
62
             case 7:
63
                 //andi
64
                 registers[rd] = registers[rs1] & imm;
65
                 break;
66
             }
67
             pc++;
68
             break;
69
70
        case 0x33: ; //R type instruction
71
             r_type_extract(instruc, &rs1, &rs2, &rd, &funct7, &funct3);
72
73
74
             switch (funct3)
75
76
             case 0:
77
                 //add or sub
78
                 if(funct7 == 0)
79
                 {
80
                      //add
81
                      registers[rd] = registers[rs1] + registers[rs2];
82
```

```
;
83
                  }
84
                  else if(funct7 == 32)
85
86
                       //subtract
87
                       registers[rd] = registers[rs1] - registers[rs2];
88
                  }
89
                  break;
90
91
              case 1:
92
                  //sll
93
                  //get lower 5 bits of registers[rs2]
94
                  registers[rd] = (uint32_t)registers[rs1] << (uint32_t)(registers</pre>
95
                      [rs2] & 0x1f);
                  break;
96
97
              case 2:
98
                  //slt
99
                  registers[rd] = registers[rs1] < registers[rs2];</pre>
100
                  break;
101
102
              case 3:
103
                  //sltu
104
                  registers[rd] = (uint32_t)registers[rs1] < (uint32_t)registers[</pre>
105
106
                  break;
107
              case 4:
108
                  //xor
109
                  registers[rd] = registers[rs1] ^ registers[rs2];
110
                  break;
111
112
              case 5:
113
                  //srl or sra
114
                  if(funct7 == 0)
115
                  {
116
                       //srl
117
                       registers[rd] = (uint32_t)registers[rs1] >> (uint32_t)(
118
                           registers[rs2]& 0x1f);
                  }
119
                  else if(funct7 == 32)
120
121
                       //sra
122
                       registers[rd] = registers[rs1] >> (registers[rs2]& 0x1f);
123
```

```
}
124
                   break;
125
126
127
              case 6:
                   //or
128
                   registers[rd] = registers[rs1] | registers[rs2];
129
                   break;
130
131
              case 7:
132
                   //and
133
                   registers[rd] = registers[rs1] & registers[rs2];
134
                   break;
135
136
              pc++;
137
              break;
138
139
         case 0x17:
140
141
              //auipc
142
              u_type_extract(instruc, &rd, &imm);
143
              if(rd!=0)
144
                   registers[rd] = (pc-ram)*4 + (imm << 12);
145
146
              pc++;
147
148
              break;
149
         case 0x37:
150
151
              //lui
152
              u_type_extract(instruc, &rd, &imm);
153
154
              registers[rd] = imm << 12;</pre>
155
156
              pc++;
157
              break;
158
159
         case 0x63:
160
161
              b_type_extract(instruc, &rs1, &rs2, &funct3, &imm);
162
              switch(funct3)
163
              {
164
              case 0:
165
166
                   //beq
167
```

```
168
                   if (registers[rs1] == registers[rs2])
169
                   {
170
171
                       pc = pc + (imm/2);
                       //The 12-bit B-immediate encodes signed offsets in multiples
172
                             of 2 bytes.
                       //Also 4 bytes equal to 1 instruction .
173
                   }
174
                   else
175
                       pc++;
176
                   break;
177
              case 1:
178
179
                   //bne
180
181
                   if (registers[rs1] != registers[rs2])
182
                   {
183
                       pc = pc + (imm/2);
184
                   }
185
                   else {
186
                       pc++;
187
                   }
188
                   break;
189
              case 4:
190
191
                   //blt
192
193
                   if (registers[rs1] < registers[rs2])</pre>
194
                   {
195
                       pc = pc + (imm/2);
196
                   }
197
                   else
198
                   {
199
                       pc++;
200
                   }
201
                   break;
202
203
              case 5:
204
205
                   //bge
206
207
                   if (registers[rs1] > registers[rs2])
208
                       pc = pc + (imm/2);
209
                   else
210
```

```
pc ++;
211
                   break;
212
213
214
              case 6:
215
                   //bltu
216
                  if ((uint32_t)(registers[rs1]) < (uint32_t)(registers[rs2]))</pre>
217
218
                       pc = pc + (imm/2);
219
220
                   }
                   else
221
                       pc++;
222
223
                  break;
224
225
              case 7:
226
                   ;
227
                   //bgeu
228
                   if ( (uint32_t)(registers[rs1]) > (uint32_t)(registers[rs2]))
229
                       pc = pc + (imm/2);
230
231
                   else
232
                       pc++;
233
234
                  break;
              }
235
              break;
236
237
         case 0x67:
238
              //jalr
239
              i_type_extract(instruc, &rs1, &rd, &funct3, &imm);
240
              switch(funct3)
241
242
              {
              case 0:
243
244
                   if(rd!=0)
245
                       registers[rd] = (int32_t)(pc -ram + 1); //storing pointer
246
                           value in register
                   pc = ram + ((registers[rs1] + imm)&0xfffffffe)/4;
247
                   break;
248
              }
249
              break;
250
         }
251
252
         case 0x6f:
253
```

```
//jal (J type instruction)
254
             j_type_extract(instruc,&rd,&imm);
255
             if(rd!=0)
256
                  registers[rd] = (int32_t)(pc - ram + 1) * 4; //storing pointer
257
                      value in register
             pc = pc + (imm/2);
258
             break;
259
         }
260
261
         case 0x03:
262
             load_type_extract(instruc,&rs1, &rd, &funct3, &imm);
263
             switch(funct3)
264
             {
265
             case 0:
266
                  //lb
267
                  registers[rd] = sign_extend((ram[(registers[rs1] + imm)/4])&0xff
268
269
                  pc++;
                  break;
270
271
             case 1:
272
                  //lh
273
                  registers[rd] = sign_extend((ram[(registers[rs1] + imm)/4])&0
274
                      xffff, 16);
275
                  pc++;
                  break;
276
277
             case 2:
278
                  //lw
279
280
281
                  registers[rd] = ram[(registers[rs1] + imm)/4];
282
283
                  pc++;
284
                  break;
285
286
             case 3:
287
288
                  printf("ERROR: Trying to use ld instruction in 32—bit system\n")
289
                  pc++;
290
                  break;
291
292
             case 4:
293
```

```
//lbu
294
                  registers[rd] = ram[(registers[rs1] + imm)/4]&0xff;
295
                  pc++;
296
297
                  break;
298
              case 5:
299
                  //lhu
300
                  registers[rd] = ram[(registers[rs1] + imm)/4] & 0xffff;
301
                  pc++;
302
                  break;
303
304
              case 6:
305
                  //lwu
306
                  registers[rd] = ram[(registers[rs1] + imm)/4] & 0xfffffffff;
307
                  pc++;
308
                  break;
309
              }
310
             break;
311
312
         case 0x23:
313
              s_type_extract(instruc, &rs2, &rs1, &funct3, &imm);
314
315
              switch(funct3)
316
317
              case 0:
318
                  //sb
319
                  ram[(registers[rs1] + imm)/4] = registers[rs2]&0xff;
320
                  pc++;
321
                  break;
322
              case 1:
323
                  //sh
324
                  ram[(registers[rs1] + imm)/4] = registers[rs2]&0xffff;
325
                  pc++;
326
                  break;
327
328
              case 2:
329
                  //sw
330
                  ram[(registers[rs1] + imm)/4] = registers[rs2]&0xffffffff;
331
                  pc++;
332
                  break;
333
334
              case 3:
335
                  //sd
336
                  printf("ERROR: Trying to use 64bit instruction sd in 32-bit
337
```

```
simulator\n");
                  pc++;
338
                  break;
339
340
             }
             break:
341
342
         case 0x73: ;//ecall
343
             switch (registers[10])
344
345
             case 10:
346
                  //print registers
347
                  printf("Exiting the program...printing registers\n");
348
                  print_registers(registers);
349
                  exit(0);
350
             case 1:
351
                  //print integer in al
352
                  printf("Printing integer in al: ");
353
                  printf("%d\n", registers[11] );
354
                  break:
355
             case 4:
356
                      // printing string whose adress is al
357
                      printf("Printing string whose adress al: " );
358
                      printf("%s\n",(char *)ram[registers[11]/4] );
359
                      break:
360
             case 11:
361
                      //printing ascii character in al
362
                      printf("Printing ascii character in al: ");
363
                      printf("%c\n",(char)registers[11] );
364
                      break;
365
             case 17:
366
                      //exit2
367
                  printf("Exiting the program...printing registers\n");
368
                  print_registers(registers);
369
                  exit(registers[11]);
370
             }
371
         default:
372
             printf("Unknown instruction with opcode: %u\n", opcode);
373
             pc++;
374
         }
375
376
         return pc;
377
     }
378
```

5.5 instruc exec.h

```
#ifndef INSTRUC_EXEC
   #define INSTRUC_EXEC
3
   #include <stdint.h>
4
   #include <stdio.h>
5
   #include <stdlib.h>
   #include "instruc_utils.h"
7
   int32_t* process_instruction(uint32_t instruc, int32_t *registers, int32_t *
9
       ram, int32_t *pc);
10
   #endif
11
```

5.6 Makefile