524, 288 WORD X 8 Bit High Speed CMOS Static RAM

FEATURES

- **Fast Access Time : 55, 70, 85, 100ns(Max.)**
- **Low Power Dissipation**
  Standby (CMOS) : 2.57mW(Max)
  550μW(Max.) L-Version
  110μW(Max.) L-L-Version
  Operating   : 385mW/MHz(Max.)
- **Single 5V ± 10% power supply**
- **TTL Compatible inputs and outputs**
- **Three State Output**
- **Battery back-up operation**
- **Data retention   : 2V(Min.)   : L/L-L Version**
  2.4V(Min.) : Standard Version
  KM684000LP/LP-L : 32-DIP-600
  KM684000G/LG/LG-L : 32-SOP-525
  KM684000T/LT/LT-L : 32-TSOP2-400F
  KM684000R/LR/LR-L : 32-TSOP2-400R

GENERAL DESCRIPTION

The KM684000/L/L-L is a 4,194,304-bit high speed Static Random Access Memory organized as 524, 288 words by 8 bits.

The device is fabricated using Samsung's advanced CMOS process.

The KM684000/L/L-L has an output enable input for precise control of the data outputs.

It also has chip enable inputs for the minimum current power down mode

The KM684000/L/L-L has been designed for high speed and low power applications.

It is particularly well suited for battery back-up nonvolatile memory application.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION (Top Views)

Pin Name	Pin Function
A0-A18	Address Inputs
WE	Write Enable input
CS	Chip Select Input
OE	Output Enable input
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power(+5V)
Vss	Ground

7964142 0018274 040

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	$V_{IN, OUT}$	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	P_D	1.0	W
Storage Temperature	T_{STG}	-55 to 150	°C
Operating Temperature	T_A	0 to 70	°C

* Stresses greater than those listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (T_A=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	V_{IH}	2.2	-	Vcc+0.5	V
Input Low Voltage	V_{IL}	-0.3*	-	0.8	V

* V_{IL}(min.)=-3.0V for ≤50ns pulse

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70°C, Vcc=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition		Min	Max	Unit
Input Leakage Current	I_{LI}	V_{IN}=Vss to Vcc		-1	+1	μA
Output Leakage Current	I_{lo}	$\overline{CS}$=V_{IH} or $\overline{WE}$=V_{IL} $\overline{OE}$=V_{IH}, Vi/o=Vss to Vcc		-1	+1	μA
Operating Power Supply Current	Icc	$\overline{CS}$=V_{IL}, V_{IN}=V_{IL} or V_{IH}, Ii/o=0mA			25	mA
Average Operating Current	I_{CC1}	Cycle Time=1μs, 100% Duty $\overline{CS}$≤0.2V, V_{IH}≥Vcc-0.2V V_{IL}≤ 0.2V, Ii/o=0mA			20	mA
	I_{CC2}	Min Cycle, 100% Duty, $\overline{CS}$=V_{IL} V_{IN}=V_{IL} or V_{IH} Ilo=0mA			70	mA
Standby Power Supply Current	I_{SB}	$\overline{CS}$=V_{IH}			3	mA
	I_{SB1}	$\overline{CS}$≥Vcc-0.2V			500	μA
		V_{IN}≥Vcc-0.2 or V_{IN}≤0.2V	L		100	μA
			L-L		20	μA
Output Low Voltage	V_{OL}	I_{OL}=2.1mA			0.4	V
Output High Voltage	V_{OH}	I_{OH}=1mA		2.4		

* Typ. : Vcc=5V, T_A=25°C

7964142 0018275 T87

CAPACITANCE (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C_{IN}	$V_{IN}=0V$	-	8	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O}=0V$	-	10	pF

* Note : Capacitance is sampled and not 100% tested.

TEST CONDITIONS (TA=0 to 70°C, Vcc=5V±10%, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0.8 to 2.4V
Input Rise and Fall Time	5 ns
Input and Output Timing Reference Levels	1.5 V
Output Load	$C_L=100pF+1TTL$

*$C_L=30pF$ for KM68512L-5/5L

TEST CIRCUIT

* Including Scope and Jig Capacitances

READ CYCLE

| Parameter	Symbol	KM684000-5 KM684000L-5 KM684000L-5L		KM684000-7 KM684000L-7 KM684000L-7L		aKM684000-8 KM684000L-8 KM684000L-8L		KM684000-10 KM684000L-10 KM684000L-10L		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	55	-	70	-	85	-	100	-	ns
Address Access Time	t_{AA}	-	55	-	70	-	85	-	100	ns
Chip Select to Output	t_{CO}	-	55	-	70	-	85	-	100	ns
Output enable to valid Output	t_{OE}	-	25	-	35	-	40	-	50	ns
Chip enable to Low-Z Output	t_{LZ}	10	-	10	-	10	-	10	-	ns
Output enable to Low-Z Output	t_{OLZ}	5	-	5	-	5	-	5	-	ns
Output Disable to High-Z Output	t_{HZ}	0	20	0	25	0	30	0	30	ns
Chip Disable to High-Z Output	t_{OHZ}	0	20	0	25	0	30	0	30	ns
Output Hold from Address Change	t_{OH}	10	-	10	-	10	-	10	-	ns

7964142 0018276 913

WRITE CYCLE

Parameter	Symbol	KM684000-5 KM684000L-5 KM684000L-5L		KM684000-7 KM684000L-7 KM684000L-7L		KM684000-8 KM684000L-8 KM684000L-8L		KM684000-10 KM684000L-10 KM684000L-10L		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{WC}	55		70		85		100		ns
Chip Select to End of Write	t_{CW}	45		60		70		80		ns
Address Set-up Time	t_{AS}	0		0		0		0		ns
Address Valid to End of Write	t_{AW}	45		60		70		80		ns
Write Pulse Width	t_{WP}	40		50		55		60		ns
Write Recovery Time	t_{WR}	0		0		0		0		ns
Write to Output High-Z	t_{WHZ}	0	25	0	30	0	30	0	30	ns
Data to Write Time Overlap	t_{DW}	25		30		35		40		ns
Data Hold from Write Time	t_{DH}	0		0		0		0		ns
End of Write to Output Low-Z	t_{OW}	5		5		5		5		ns

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

($\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$)

7964142 0018277 85T

## TIMING WAVEFORM OF READ CYCLE (2) ($\overline{\text{WE}} = V_{IH}$)

Notes (READ CYCLE)
1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not refer-enced to V_{OH} or V_{OL} levels.
2. At any given temperature and voltage condition, t_{HZ} (max.) is less than t_{LZ} (min.) both for a given device and from device to device.

TIMING WAVEFORM OF WRITE CYCLE (1) ($\overline{\text{OE}}$ = Clock)

7964142 0018278 796

TIMING WAVEFORM OF WRITE CYCLE (2) ($\overline{OE}$ = Low Fixed)

Notes (WRITE CYCLE)

1. A write occurs during the overlap of a low $\overline{CS}$ and a low $\overline{WE}$. A write begins at the latest transition among $\overline{CS}$ going low and $\overline{WE}$ going low: A write ends at the earlist transition among $\overline{CS}$ going high and $\overline{WE}$ going high. t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the later of $\overline{CS}$ going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as $\overline{CS}$, or $\overline{WE}$ going high.
5. During this period, the I/O pins are in the outputs Low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
6. If $\overline{CS}$ goes low simultaneously with $\overline{WE}$ going low or after $\overline{WE}$ going low, the outputs remain high impedance state.
7. D_{OUT} is the some phase of latest written data in this write cycle.
8. D_{OUT} is the read data of the new address.

FUNCTIONAL DESCRIPTION

$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	Mode	I/O Pin	V_{CC} Current
H	X*	X	Power Down	High-Z	I_{SB}, I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{OUT}	I_{CC}
L	L	X	Write	D_{IN}	I_{CC}

* Note: X means Don't Care.

7964142 0018279 622

DATA RETENTION CHARACTERISTICS* (T_A=40 to 85°C)

Parameter	Symbol	Test Condition		Min	Typ	Max	Unit
Vcc for Data Retention	V_DR	CS≥Vcc-0.2V	Standard	2.4		5.5	V
			L/L-L	2.0		5.5	V
Data Retention Current	I_DR	Vcc=3V CS≥Vcc-0.2V	Standard			250	μA
			L			50*	μA
			L-L			20**	μA
Data Retention Set-up Time	t_SDR	See Data Retention		0			ns
Recovery Time	t_RDR	Waveforms(below)		5			ns

*   20μA(max.) at 0°C~40°C
**   5μA(max.) at 0°C~40°C

DATA RETENTION WAVEFORM

Standard Power Version

L/L-L Power Version

7964142 0018280 344