1. Design of Full Adder.

Full Adder Module Code


```
Ln#
 1
       //full adder using Verilog Operator
 2 	➡ □ module full adder o (
 3
           input a,b,cin,
 4
           output sum, carry
 5
       );
 6
 7
      assign {carry, sum} = a+b+cin;
 8
 9
      endmodule
10
```

Full Adder Test Bench Code


```
Ln#
1
     module full adder tb;
 2
      reg a,b,cin;
 3
      wire sum, carry;
 4
 5
       full adder o uut (a,b,cin,sum,carry);
 6
 7
     initial begin
 8
       a = 0; b = 0; cin = 0;
 9
      #10
10
      a = 0; b = 0; cin = 1;
11
      #10
12
       a = 0; b = 1; cin = 0;
13
      #10
14
      a = 0; b = 1; cin = 1;
15
      #10
16
       a = 1; b = 0; cin = 0;
17
      #10
18
       a = 1; b = 0; cin = 1;
19
20
       a = 1; b = 1; cin = 0;
21
       #10
       a = 1; b = 1; cin = 1;
22
23
       #10
24
       Sfinish();
25
       end
26
27
       endmodule
28
29
```

Execution Process

- a. Firstly create a new project
- b. Create both the files module file and test bench file.
- c. Once both files are created you can see this




- d. Double click on the file name (fulladder.v) a editor window will open on right side.
- e. Type the module code and save it.
- f. Similarly process with 2nd file fulladder_tb.v, type the testbench file and save it.
- g. Then right click on question mark of each fil and select compile selected. If the file compiles the file with no errors.
- h. Same for 2nd file.
- i. Click on Library, select work folder (click on + icon)
- j. Select the file(fulladder_tb.v), right click and simulate.
- k. Then from the below sim window select add wave



l. A wave window will appear, back on the simulator windows click on run



m.Click on No, and check back the wave form window for Final Output.



2. Design of the half adder.


Half adder module

```
Ln#
 1 	♠ □ module half adder s (
 2
            input a,b,
 3
            output sum, carry
 4
       );
 5
 6
       xor(sum, a, b);
 7
        and (carry, a, b);
 8
 9
      endmodule
10
```

Half adder Test Bench

```
Ln#
1
     module half adder tb;
 2
       reg a,b;
 3
       wire sum, carry;
 4
 5
       half adder s uut (a, b, sum, carry);
 6
 7
     initial begin
 8
       a = 0; b = 0;
 9
       #10
10
       b = 0; b = 1;
11
       #10
12
       a = 1; b = 0;
13
       #10
14
       b = 1; b = 1;
       #10
15
       Sfinish();
16
17
       end
18
19
      endmodule
20
```


OUTPUT



3. Realization of a Boolean Function. Minimize using K map and realize the same using truth table

```
C:/intelFPGA/18.1/AMRUTA/kmap.v (/KmapSolver_tb/uut) - Default =
Ln#
1
    module KmapSolver(
 2
         input A, B, C, D,
 3
         output F
 4
 5
         assign F = (~A & ~C & D) | (C & D) | (~B & C) | (B & C & ~D); // Correct Boolean logic
 6
     endmodule
 7
```

```
C:/intelFPGA/18.1/AMRUTA/kmaptb.v - Default
1212
     module KmapSolver_tb;
          // Inputs
          reg A, B, C, D;
 5
 6
          // Output
          wire F;
 8
 9
          // Instantiate the Unit Under Test (UUT)
          KmapSolver uut (
11
              .A(A),
              .B(B),
12
13
              .C(C),
14
              .D(D),
15
              .F(F)
16
          );
17
          initial begin
19
             Smonitor("Time = %0t | A = %b, B = %b, C = %b, D = %b | F = %b",
20
                       $time, A, B, C, D, F);
21
22
              // Apply all 16 combinations of A, B, C, and D
23
              A = 0; B = 0; C = 0; D = 0; $10;
              A = 0; B = 0; C = 0; D = 1; #10;
24
25
              A = 0; B = 0; C = 1; D = 0; #10;
              A = 0; B = 0; C = 1; D = 1; $10;
26
27
              A = 0; B = 1; C = 0; D = 0; $10;
              A = 0; B = 1; C = 0; D = 1; #10;
28
29
              A = 0; B = 1; C = 1; D = 0; #10;
              A = 0; B = 1; C = 1; D = 1; $10;
30
              A = 1; B = 0; C = 0; D = 0; #10;
31
              A = 1; B = 0; C = 0; D = 1; #10;
32
33
              A = 1; B = 0; C = 1; D = 0; #10;
34
              A = 1; B = 0; C = 1; D = 1; #10;
              A = 1; B = 1; C = 0; D = 0; $10;
35
36
              A = 1; B = 1; C = 0; D = 1; #10;
37
              A = 1; B = 1; C = 1; D = 0; $10;
              A = 1; B = 1; C = 1; D = 1; #10;
38
39
40
              $finish;
41
          end
42
43
      endmodule
44
```



St. Francis de Sales College (Autonomous)

FEXAMPLE 16 Truth Table for given example is $F(A,B,C,D)=\Sigma m(0,2,5,7,8,10,13,15)$

A	В	C	D	F
0	0	0	0	1
0	0	0	1	0
0 0 0 0 0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	0	0
0	1	1	0	0
0	1 1 0	1 1 0	0	1
1	0	0		1
1 1 1	0	0	0	0
1	0	1 1 0	0	1 0
1	0	1	0	0
1	1			0
1	1	0	0	0
1	1	1	0	0
1	1	1	1	1

4. Realize NAND and NOR Gate as universal gate

1. NAND Implementation:

- NOT Gate: NOT(A) = NAND(A, A)
- AND Gate: AND(A, B) = NOT(NAND(A, B))
- OR Gate: OR(A, B) = NAND(NOT(A), NOT(B))

2. NOR Implementation:


- NOT Gate: NOT(A) = NOR(A, A)
- OR Gate: OR(A, B) = NOT(NOR(A, B))
- AND Gate: AND(A, B) = NOT(NOR(NOT(A), NOT(B)))

MAIN FUNCTION CODE

```
C:/intelFPGA/18.1/AMRUTA/nand.v - Default _____
                                              9-9-9-9
 Ln#
       // NAND Gate as Universal Gate
     module NAND as Universal (
 3
          input A, B,
          output AND_out, OR_out, NOT_out
 5
      -);
          wire NAND1, NAND2, NAND3;
 6
 7
 8
          // NOT gate using NAND
 9
          assign NOT_out = ~ (A & A);
 10
 11
          // AND gate using NAND
          assign NAND1 = ~(A & B);
 12
 13
          assign AND out = ~ (NAND1 & NAND1);
 14
 15
          // OR gate using NAND
 16
          assign NAND2 = ~ (A & A);
          assign NAND3 = ~ (B & B);
 17
 18
          assign OR out = ~ (NAND2 & NAND3);
      endmodule
 19
 20
 21
     // NOR Gate as Universal Gate
 22 F module NOR_as_Universal(
          input A, B,
 23
 24
          output AND_out, OR_out, NOT_out
      -);
 25
 26
          wire NOR1, NOR2, NOR3;
 27
 28
          // NOT gate using NOR
 29
          assign NOT out = ~ (A | A);
 30
          // OR gate using NOR
 31
 32
          assign OR_out = ~(~(A | B));
 33
          // AND gate using NOR
 34
 35
          assign NOR1 = ~(A | A);
          assign NOR2 = ~(B | B);
 36
 37
          assign NOR3 = ~ (NOR1 | NOR2);
 38
          assign AND_out = ~ (NOR3 | NOR3);
 39
      endmodule
 40
 41
```

TESTBENCH

```
C:/intelFPGA/18.1/AMRUTA/nandnortb.v (/testbench) - Default
图 - 😅 🔲 🥶 磁 | 其 🖦 艦 🗅 🗅 | 🔘 - 🖊 監
                                                         D 2 2 2 2 3
                                                                               + - + | 1 - - 1
Ln#
         // Testbench to verify NAND and NOR as Universal Gates
      module testbench;
             wire AND out NAND, OR out NAND, NOT out NAND;
wire AND out NOR, OR out NOR, NOT out NOR;
              // Instantiate NAND as Universal
             NAND_as_Universal NAND_U(
                 .A(A), .B(B),
.AND_out(AND_out_NAND),
                  .OR_out(OR_out_NAND),
.NOT_out(NOT_out_NAND)
 11
 12
             ):
              // Instantiate NOR as Universal
 15
             NOR_as_Universal NOR_U(
.A(A), .B(B),
      自
16
17
                  .AND_out (AND_out_NOR) ,
                  .OR_out(OR_out_NOR),
20
                  .NOT_out (NOT_out_NOR)
21
             1:
             initial begin
                 $monitor("A=%b B=%b | NAND: AND=%b OR=%b NOT=%b | NOR: AND=%b OR=%b NOT=%b",
25
                            A, B, AND_out_NAND, OR_out_NAND, NOT_out_NAND,
                            AND_out_NOR, OR_out_NOR, NOT_out_NOR);
28
                  // Test inputs
                  A = 0; B = 0; $10;
A = 0; B = 1; $10;
 30
                  A = 1: B = 0: $10:
31
                  A = 1; B = 1; #10;
32
33
                  Gfinish;
             end
36
        endmodule
 37
 38
```




5. DESIGN A FULL ADDER USING TWO HALF ADDER CIRCUITS.

MAIN FUNCTION

```
■ - 😝 🗑 🤧 番 | 🐰 🗎 🕮 👲 🚉 | ◎ - 🙌 能
Ln#
 1
      // Half Adder Module
 2
     module HalfAdder(
 3
          input A, B,
 4
          output Sum, Carry
 5
     -);
          assign Sum = A ^ B; // XOR for Sum
 6
 7
          assign Carry = A & B; // AND for Carry
 8
      endmodule
 9
10
      // Full Adder Module Using Two Half Adders
11
     module FullAdder (
12
           input A, B, Cin,
13
          output Sum, Cout
14
     -);
15
          wire S1, C1, C2;
16
17
          // First Half Adder
18
         HalfAdder HAl (
19
               .A(A), .B(B),
20
               .Sum(S1), .Carry(C1)
21
          );
22
23
          // Second Half Adder
     白
24
         HalfAdder HA2 (
25
               .A(S1), .B(Cin),
26
               .Sum(Sum), .Carry(C2)
27
          );
28
29
          // Final Carry Out
30
           assign Cout = C1 | C2;
31
      endmodule
32
33
```

TEST BENCH

```
C:/intelFPGA/18.1/AMRUTA/FAU2HATB.V (/testbench) - Default :
                                                                 tat 1-21
B + 🚅 🔲 🐡 😂 | 🐰 🛍 🛍 🗘 Ը | ② - 🙌 計
                                               X( )
Ln#
     module testbench;
 1
          reg A, B, Cin;
 3
          wire Sum, Cout;
 5
          // Instantiate Full Adder
 6
          FullAdder FA (
              .A(A), .B(B), .Cin(Cin),
 8
              .Sum (Sum) , .Cout (Cout)
          );
 9
10
11
          initial begin
12
              $monitor("A=%b B=%b Cin=%b | Sum=%b Cout=%b", A, B, Cin, Sum, Cout);
13
14
              // Test cases
              A = 0; B = 0; Cin = 0; $10;
15
16
              A = 0; B = 1; Cin = 0; $10;
17
              A = 1; B = 0; Cin = 1; $10;
18
              A = 1; B = 1; Cin = 1; $10;
19
20
              Sfinish:
21
          end
22
      endmodule
23
24
```



6. DESIGN A FULL SUBSTRACTOR USING TWO HALF SUBTRACTOR

Explanation


- 1. Half Subtractor 1:
 - Computes $\mathrm{Diff1} = A \oplus B$ (intermediate difference).
 - Computes Borrow1 = $\sim A \cdot B$ (borrow from A B).
- 2. Half Subtractor 2:
 - Computes $Diff = Diff1 \oplus Bin$ (final difference).
 - Computes $Borrow2 = \sim Diff1 \cdot Bin$ (borrow from Diff1 Bin).
- 3. Final Borrow (Bout):
 - Combines the borrows from both Half Subtractors: Bout = Borrow1|Borrow2.

MAIN FUNCTION

```
C:/intelFPGA/18.1/AMRUTA/FSU2HS.V (/testbench/FS)
File Edit View Tools Bookmarks Window Help
 C:/intelFPGA/18.1/AMRUTA/FSU2HS.V (/testbench/FS) - Default :
 B + 🚅 🖟 🗇 ቆ 📗 X 噑 📽 으오 T 🔘 + 🙌 X
                                                † 🌣 🛊 🖠 - ⋧ 🛊
 Ln#
  1
        // Half Subtractor Module
     module HalfSubtractor(
  3
           input A, B,
  4
           output Diff, Borrow
  5
       -);
  6
           assign Diff = A ^ B; // XOR for Difference
  7
           assign Borrow = ~A & B; // Borrow when A < B
       endmodule
  8
  9
       // Full Subtractor Module Using Two Half Subtractors
 10
 11
      module FullSubtractor(
 12
                               // Inputs: A, B, Borrow-in (Bin)
           input A, B, Bin,
           output Diff, Bout // Outputs: Difference, Borrow-out (Bout)
 13
      -);
 14
 15
            wire D1, B1, B2;
 16
           // First Half Subtractor
 17
     自
           HalfSubtractor HS1 (
 18
 19
                .A(A), .B(B),
 20
                .Diff(D1), .Borrow(B1)
 21
 22
            // Second Half Subtractor
 23
 24
           HalfSubtractor HS2 (
 25
                .A(D1), .B(Bin),
 26
                .Diff(Diff), .Borrow(B2)
 27
           );
 28
 29
            // Final Borrow Out
 30
            assign Bout = B1 | B2; // Bout is the OR of both borrows
 31
        endmodule
 32
 33
```

TEST BENCH CODE

```
C:/intelFPGA/18.1/AMRUTA/FSU2HSTB.V (/testbench)
File Edit View Tools Bookmarks Window Help
C:/nteFPGA/18.1/AMRUTA/F9J2HST8.V (/testbench) + Default
 图·雷司李哲[从陶器空空] ②·林智
                                                           少四四次第
                                                                               * # * | # · @ #
 Ln#
       D module testbench;
              reg A, B, Bin;
              wire Diff, Bout;
              // Instantiate Full Subtractor
              FullSubtractor FS (
                   .A(A), .B(B), .Bin(Bin),
.Diff(Diff), .Bout(Bout)
              17
              initial begin
  12
                   Smoother ("A-%b B-%b Bin-%b | Diff-%b Bout-%b", A, B, Bin, Diff, Bout);
                 // Test cases
                  A = 0; B = 0; Bin = 0; #10;
A = 0; B = 1; Bin = 0; #10;
A = 1; B = 0; Bin = 1; #10;
A = 1; B = 1; Bin = 1; #10;
  18
  19
20
21
                   Ofinish;
              end
         endmodul=
  23
 24
```




7. Design Full Subtractor WITHOUT using Half Subtractor


- 1. Difference (Diff):
 - Computed using $A \oplus B \oplus Bin$, which gives the correct difference for all input cases.
- 2. Borrow-Out (Bout):
 - · Borrow occurs in two scenarios:
 - 1. When B is greater than A: $\sim A \cdot B$
 - 2. When Bin causes an additional borrow: $(\sim (A \oplus B)) \cdot \text{Bin}$
 - Combine these cases using OR: Bout $= (\sim A \cdot B) | ((\sim (A \oplus B)) \cdot Bin)$.
- 3. Testbench:
 - Tests all combinations of A, B, and Bin to validate the design.

MAIN CODE FOR FULL SUBSTRACTOR

```
C:/intelFPGA/18.1/AMRUTA/FS.V (/testbench/FS)
File Edit View Tools Bookmarks Window Help
 C:/intelFPGA/18.1/AMRUTA/FS.V (/testbench/FS) - Default =
                                             Ln#
  1
       // Full Subtractor Module
  2
      module FullSubtractor(
                            // Inputs: A, B, Borrow-in (Bin)
  3
           input A, B, Bin,
           output Diff, Bout // Outputs: Difference and Borrow-out (Bout)
  4
  5
      -);
  6
           // Directly compute the difference and borrow-out
  7
           assign Diff = A ^ B ^ Bin; // XOR for Difference
  8
           assign Bout = (~A & B) | ((~(A ^ B)) & Bin); // Borrow-out logic
  9
       endmodule
 10
 11
```

TESTBENCH CODE





8. Design 4 bit parallel Adder Subtractor Composite unit using IC7483 and 7486

Explanation

- 1. Addition Mode (Mode = 0):
 - The input B passes through unmodified to the adder.
 - CarryIn = 0.
- 2. Subtraction Mode (Mode = 1):
 - The input B is XORed with Mode, flipping its bits to create B'.
 - ullet CarryIn = 1 adds the additional 1 for 2's complement subtraction.
- 3. Output Calculation:
 - For addition: Result = A + B.
 - For subtraction: Result = A + B' + 1.
- 4. Simulation in ModelSim:
 - Run the testbench in ModelSim. It applies multiple test cases and verifies addition and subtraction behavior.

IC 7483 and 7486 Mapping

- 7483 (4-bit binary adder):
 - · Simulated using the addition logic in Verilog.
- 7486 (XOR gate):
 - XOR gates are implemented in the code for generating B' when performing subtraction.


Main Module Code

```
C:/intelFPGA/18.1/AMRUTA/4bitparadd.v - Default ==
 B • 🚅 🖟 🧐 🥌 | Χ 角 🖺 Ω Ω | Ο • ΑΑ & E
                                                X« »X
  1
      module AdderSubtractor4Bit(
                                 // 4-bit inputs A and B
            input [3:0] A, B,
            input Mode,
                                  // Mode: 0 for Addition, 1 for Subtraction
            output [3:0] Result,
                                 // 4-bit result
  5
            output Carry
                                  // Carry out
  6
       -):
                                  // XORed version of B for subtraction
            wire [3:0] B_XOR;
  8
            wire CarryIn;
                                  // Carry-In for addition/subtraction
  9
  10
            // XOR B with Mode to perform 2's complement in subtraction mode
            assign B_XOR = B ^ {4{Mode}};
  11
           assign CarryIn = Mode; // Carry-In is 1 for subtraction (to add 2's complement)
  12
  13
            // 4-bit binary adder (IC 7483 implementation)
  14
  15
            assign (Carry, Result) = A + B_XOR + CarryIn;
        endmodule
 16
  17
```

Testbench Code

```
File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/4bitparaddtb.v - Default =
 Ln#
  1
      module testbench;
           reg [3:0] A, B;
  2
                                   // 4-bit inputs A and B
                                  // Mode: 0 for Addition, 1 for Subtraction
  3
            reg Mode;
                                   // 4-bit result
  4
            wire [3:0] Result;
  5
           wire Carry;
                                  // Carry out
  6
  7
            // Instantiate the Adder-Subtractor
  8
      白
            AdderSubtractor4Bit UUT (
  9
                .A(A),
 10
                .B(B),
 11
               . Mode (Mode) ,
               .Result (Result),
 12
 13
                . Carry (Carry)
 14
          );
 15
 16
           initial begin
 17
               $monitor("Time=%0t | A=%b B=%b Mode=%b | Result=%b Carry=%b",
 18
                        Stime, A, B, Mode, Result, Carry);
 19
 20
               // Test cases
               A = 4'b0011; B = 4'b0001; Mode = 0; #10; // Add: 3 + 1
 21
 22
               A = 4'b1010; B = 4'b0101; Mode = 0; #10; // Add: 10 + 5
 23
               A = 4'b1100; B = 4'b0011; Mode = 1; #10; // Sub: 12 - 3
 24
               A = 4'b0111; B = 4'b1000; Mode = 1; #10; // Sub: 7 - 8
 25
 26
               $finish;
 27
            end
 28
        endmodule
 29
```

OUTPUT



9. Design 8:1 Multiplexer using two 4:1 Multiplexer.

Explanation

1. 4:1 MUX Modules:

• Each 4:1 MUX selects one of its 4 inputs based on two select lines (Sel[1:0]).

2. 2:1 MUX Module:

 Combines the outputs of the two 4:1 MUXes based on the most significant select line (Sel[2]).

3. **8:1 MUX:**

- The 8:1 MUX uses two 4:1 MUXes to process the first and second sets of 4 inputs.
- A 2:1 MUX selects between the outputs of the two 4:1 MUXes.

4. Testbench:


• Tests all 8 select lines to verify that the correct data is output.

MAIN FUNCTION CODE

```
C:/intelFPGA/18.1/AMRUTA/81MULTIPLEXER.V - Default ==
B-≥35551 ¥ 98 2 2 1 0 - M $
                                                🕸 🝱 🛗 🎉 🍱
Ln#
 1
       // 4:1 Multiplexer Module
     module Mux4tol(
 3
           input [3:0] D, // Data inputs
 4
           input [1:0] Sel, // Select lines
 5
           output Y
                          // Output
 6
      -);
 7
           assign Y = (Sel == 2'b00) ? D[0] :
 8
                      (Sel == 2'b01) ? D[1] :
 9
                      (Sel == 2'bl0) ? D[2] :
10
                                      D[3];
      endmodule
11
12
13
      // 2:1 Multiplexer Module
14
     module Mux2tol(
15
           input A, B, Sel,
16
           output Y
17
18
           assign Y = (Sel == 1'b0) ? A : B;
19
      endmodule
20
21
      // 8:1 Multiplexer Module Using Two 4:1 Multiplexers and a 2:1 Multiplexer
22
     module Mux8tol (
23
           input [7:0] D, // 8 Data inputs
           input [2:0] Sel, // 3 Select lines
24
                            // Output
25
           output Y
      -);
26
27
           wire YO, Y1;
                           // Outputs of the two 4:1 Muxes
28
29
           // Instantiate two 4:1 Muxes
30
           Mux4tol Mux1 (
31
               .D(D[3:0]), .Sel(Sel[1:0]), .Y(Y0)
32
33
34
     自
           Mux4tol Mux2 (
35
            .D(D[7:4]), .Sel(Sel[1:0]), .Y(Y1)
36
           );
37
38
           // Instantiate a 2:1 Mux to combine the results
39
     自
           Mux2tol Mux3 (
40
               .A(Y0), .B(Y1), .Sel(Sel[2]), .Y(Y)
41
           );
      endmodule
42
43
44
```

TESTBENCH CODE

```
C:/intelFPGA/18.1/AMRUTA/81MULTIPLEXERTB.V (/testbench)
File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/81MULTIPLEXERTB.V (/testbench) - Default
 B • 🚅 🗑 🐉 🍇 | ¾ 🗐 🕮 👲 🚉 | ⊙ • 🚜 🚉
                                                   † a
 Ln#
  1
       E module testbench;
  2
            reg [7:0] D;
                                 // 8 Data inputs
                                 // 3 Select lines
   3
            reg [2:0] Sel;
   4
            wire Y;
                                 // Output
   5
            // Instantiate 8:1 Multiplexer
   6
            Mux8tol UUT (
  8
                 .D(D),
   9
                 .Sel(Sel),
  10
                 . Y (Y)
  11
            );
  12
            initial begin
  13
  14
                $monitor("Time=%0t | D=%b Sel=%b | Y=%b", $time, D, Sel, Y);
  15
  16
                // Test cases
                D = 8'b10101010; Se1 = 3'b000; #10; // Select D[0]
 17
  18
                D = 8'b10101010; Sel = 3'b001; #10; // Select D[1]
  19
                D = 8'b10101010; Sel = 3'b010; #10; // Select D[2]
  20
                 D = 8'b10101010; Sel = 3'b011; #10; // Select D[3]
                D = 8'b10101010; Sel = 3'b100; #10; // Select D[4]
  21
                D = 8'b10101010; Sel = 3'b101; #10; // Select D[5]
  22
  23
                D = 8'b10101010; Sel = 3'b110; #10; // Select D[6]
  24
                D = 8'b10101010; Sel = 3'b111; #10; // Select D[7]
  25
  26 🗬
                 Sfinish;
  27
            end
         endmodule
  29
  30
```



10. Implement logic function using Multiplexer.

Concept of Implementing Logic Functions Using a Multiplexer

Multiplexers (MUX) can implement any logic function by using their **select lines** to determine which data input is passed to the output. The MUX acts like a "hardware look-up table" where combinations of inputs are pre-programmed to output the desired function.

Steps to Implement a Logic Function Using a MUX:

1. Determine the number of variables in the logic function:

• A logic function with n variables requires a 2ⁿ-to-1 multiplexer. Alternatively, smaller multiplexers (like 4:1) can be used with some external logic.

2. Assign variables to the select lines:

The n inputs to the logic function are mapped to the MUX's select lines.

3. Determine the MUX data inputs (truth table):

- o Evaluate the logic function for each combination of the select lines.
- o These outputs become the MUX data inputs (D).

4. Implement the logic using the MUX:

 The MUX selects the correct output for each input combination, thereby reproducing the logic function.

Example: Implement F(A,B,C)=AB+AC Using a 4:1 Multiplexer

Step 1: Express the Function in Canonical Form

The function $F(A,B,C)=\overline{A}B+AC$ can be rewritten as:

$$F = \sum (2, 3, 6, 7)$$

This means F is 1 for ABC=010,011,110,111.

Step 2: Use A,B as Select Lines and Simplify C:

- Select lines: A and B (S1 and S0).
- Input C determines the MUX data inputs D.

Evaluate F(A,B,C) for all A,B combinations:


А	B	C	F (Truth Table)	
0	o	×	.0	
0	.1.	×	1.	
1	0	×	C	
1	1	×	1	

Step 3: Assign D Inputs for the MUX

From the truth table:

- D[0] = 0
- D[1] = 1
- D[2] = C
- D[3] = 1


MAIN FUNCTION CODE



TESTBENCH CODE

```
C:/intelFPGA/18.1/AMRUTA/41muximptb.v (/testbench)
ile Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/41muximptb.v (/testbench) - Default
少型世 四百
                                                                  † @ † | A · @
Int
     E module testbench;
          reg A, B, C;
                           // Inputs to the logic function
           wire F:
                           // Output of the logic function
           // Instantiate the LogicFunctionUsingMUX module
           LogicFunctionUsingMUX UUT (
               . h(h) ,
               .B(B),
               .C(C).
               .F(F)
11
          12
13
           initial begin
14
               Smonitor("Time-tot | A-th B-th C-th | F-th", Stime, A. B. C. F):
15
16
               // Test all combinations of A, B, C
               A - 0; B - 0; C - 0; $10;
18
               A - 0; B - 0; C - 1; #10;
               A = 0; B = 1; C = 0; $10;
               A = 0; B = 1; C = 1; $10;
21
               A = 1; B = 0; C = 0; $10;
               A = 1; B = 0; C = 1; #10;
23
               A = 1; B = 1; C = 0; #10;
24
               A = 1; B = 1; C = 1; $10;
26
               Gfinish;
           end
       endmodule
```

OUTPUT




11. 8-bit Addition, Multiplication, Division

Explanation

- 1. Addition (A + B): A simple addition of two 8-bit numbers.
- 2. Multiplication (A * B): Produces a 16-bit result to accommodate overflow.
- 3. Division (A / B): Handles the possibility of division by zero with an error flag.
- 4. Testbench: Tests all operations with sample inputs and outputs results to the simulation log.

MAIN FUNCTION CODE

```
C:/intelFPGA/18.1/AMRUTA/8BITAMD.V
File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/8BITAMD.V - Default =
                                                                                                                 ta: 11.21
   B • ≥ 0 • 6 | 3 • 6 • 2 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 6 • 
                                                                                                                                                                                                                X X B
    Ln#
                module ArithmeticOperations(
                           input [7:0] A, // 8-bit input A
                            3
      4
      5
                            output reg [15:0] result, // Result: can be up to 16 bits for multiplication
            上);
      6
                            output reg error
                                                                                 // Error flag for division by zero
                            always @(*) begin
     8
                                    error = 0; // Reset error flag
      9
    10
                                    case (operation)
                                             2'b00: result = A + B;
                                                                                                                                                    // Addition
    11
                                              2'b01: result = A * B;
                                                                                                                                                     // Multiplication
    12
    13
                                             2'bl0: begin
                                                                                                                                                    // Division
    14
                                                       if (B == 0) begin
    15
                                                               error = 1;
                                                                                                                                                   // Division by zero error
                                                               result = 16'hFFFF;
                                                                                                                                                    // Set result to max value
    16
    17
                                                       end else begin
    18
                                                               result = A / B;
                                                                                                                                                     // Division
    19
    20
                                             end
                                              default: begin
    21
    22
                                                      result = 16'h0000;
                                                                                                                                                   // Default case
    23
                                                       error = 0;
    24
                                              end
    25
                                     endcase
    26
                           end
    27
                   endmodule
    28
    29
```



TESTBENCH CODE

```
C:/intelFPGA/18.1/AMRUTA/8BITAMDTB.V (/Testbench)
File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/8BITAMDTB.V (/Testbench) - Default ::
                                                + 3 + 1 t- 2 t
  Ln#
  1 ☐ module Testbench;
           reg [7:0] A, B;
  3
            reg [1:0] operation;
  4
            wire [15:0] result;
  5
            wire error;
   6
            // Instantiate the ArithmeticOperations module
  8
            ArithmeticOperations uut (
   9
                .A(A),
  10
                .B(B),
  11
                .operation(operation),
  12
                .result (result),
  13
                .error (error)
  14
           );
  15
  16 🖨
            initial begin
  17
               // Test addition
               A = 8'd10; B = 8'd20; operation = 2'b00;
  18
  19
               #10:
               $display("Addition: %d + %d = %d, Error = %b", A, B, result, error);
  20
  21
  22
               // Test multiplication
  23
               A = 8'd15; B = 8'd10; operation = 2'b01;
  24
               #10;
  25
               $display("Multiplication: %d * %d = %d, Error = %b", A, B, result, error);
  26
  27
                // Test division
  28
               A = 8'd100; B = 8'd5; operation = 2'b10;
  29
                #10;
  30
               $display("Division: %d / %d = %d, Error = %b", A, B, result, error);
  31
  32
                // Test division by zero
  33
                A = 8'd100; B = 8'd0; operation = 2'b10;
  34
  35
               $\( \)display("Division by Zero: \( \)d = \( \)d, Error = \( \)b", A, B, result, error);
  36
  37
               Sfinish;
  38
            end
 39
       endmodule
```

12. 8-bit Register design

Explanation of the Design

1. Inputs and Outputs:

- clk: Clock signal to synchronize the register operation.
- reset: Asynchronous reset to clear the register.
- · load: Enables loading new data into the register.
- data_in: The 8-bit input data to be loaded.
- data_out: The 8-bit output data of the register.

2. Behavior:

- When reset is high, the register is cleared (set to 0).
- When load is high and reset is low, the value of data in is loaded into the register.
- · If neither reset nor load is asserted, the register holds its previous value.

3. Testbench:

- Tests the register functionality, including reset, load, and hold operations.
- Generates a clock signal and displays ψ_2 state of the register during simulation.

MAIN FUNCTION CODE


```
C:/intelFPGA/18.1/AMRUTA/8BITREG.V
File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/88ITREG.V - Default =
  Ln#
   1
       module Register8Bit (
                             // Clock signal
// Asynchronous reset signal
   2
            input clk,
            input reset,
   3
                                // Load enable signal
   4
            input load,
            input [7:0] data in, // 8-bit input data
   5
            output reg [7:0] data out // 8-bit output data
        );
   8
   9
            always @(posedge clk or posedge reset) begin
  10
                if (reset) begin
  11
                    data_out <= 8'b0; // Clear the register on reset
  12
                end else if (load) begin
  13
                    data_out <= data_in; // Load input data into the register
  14
  15
                // If neither reset nor load, data_out holds its value
  16
            end
  17
        endmodule
  18
  19
```

TESTBENCH CODE

File Edit View Tools Bookmarks Window Help

```
C:/intelFPGA/18.1/AMRUTA/8BITREGTB.V (/Testbench) - Default =
                                                   B + 📂 😡 👺 🐠 | X 🐿 🕮 보으는 | ② + M 🏗
Ln#
 1
     module Testbench;
 2
 3
           reg clk;
 4
           reg reset;
 5
           reg load;
           reg [7:0] data in;
 6
 7
           wire [7:0] data_out;
 8
 9
           // Instantiate the 8-bit register
10
     白
           Register8Bit uut (
11
               .clk(clk),
12
                .reset (reset),
13
               .load(load),
               .data in (data in),
14
15
                .data out (data out)
16
           );
17
18
           // Generate a clock signal
19
           always #5 clk = ~clk;
20
21
     自
           initial begin
22
              // Initialize signals
               clk = 0; reset = 0; load = 0; data in = 8'b0;
23
24
25
               // Reset the register
26
               #10 reset = 1;
               #10 reset = 0;
27
28
               // Load a value into the register
29
               #10 load = 1; data_in = 8'b1010101010;
30
31
               #10 load = 0;
32
33
               // Hold the value
34
               #20;
35
36
               // Load another value into the register
               #10 load = 1; data in = 8'b0101010101;
37
38
               #10 load = 0;
39
40
              // Reset the register again
41
              #10 reset = 1;
42
              #10 reset = 0;
43
44
              Sfinish;
45
          end
46
     自中
47
           initial begin
48
            $monitor("Time: %0t | Reset: %b | Load: %b | Data In: %b | Data Out: %b",
49
                       $time, reset, load, data_in, data_out);
50
          end
       endmodule
 51
52
```

OUTPUT



13. Memory unit design and perform memory operations.

1. Memory Unit Design

Components of a Memory Unit

- 1. Memory Cells: Smallest unit that stores a single bit (0 or 1).
- 2. Address Decoder: Decodes the input address to access a specific memory cell or group of cells.
- 3. Data Bus: Transfers data to and from the memory.
- 4. Control Signals:
 - Read/Write Enable (R/W): Determines whether to read from or write to memory.
 - · Chip Select (CS): Activates the memory chip for operations.

Memory Array

- · A grid of memory cells organized into rows and columns.
- · Each cell corresponds to an address, accessed via row and column decoders.

Design Parameters

- Size: Total storage capacity (e.g., 64 KB, 1 MB).
- Word Size: Number of bits per word (e.g., 8-bit, 16-bit).
- Access Time: Time to perform a read/write operation.

Block Diagram

A basic block diagram includes:

- Address Lines: For specifying memory location.
- Data Lines: For data transfer.
- Control Lines: For enabling read/write and chip operations.

2. Perform Memory Operations

Read Operation

- 1. **Input Address**: Provide the memory location to the address lines.
- 2. Enable Chip: Activate the chip using the Chip Select signal.
- 3. Set to Read Mode: Set R/W signal to 'Read'.
- 4. Data Retrieval: Data from the specified address is sent to the data bus.

Write Operation

- 1. Input Address: Specify the memory location to be written.
- 2. Enable Chip: Activate the chip using the Chip Select signal.
- 3. Set to Write Mode: Set R/W signal to 'Write'.
- 4. Data Input: Send the data to the data bus to write into the specified address.

Example Design: 4x4 Memory Unit


A 4x4 memory unit has:


- 4 rows and 4 columns: 16 memory cells.
- Address Lines: 4-bit address (to represent 16 locations).
- Data Lines: 1-bit data bus (single-bit data per operation).

Steps for Read/Write Operation:

- 1. Decode Address: Use the 4-bit address to locate the specific memory cell.
- 2. Activate Control Signals: Depending on the operation (Read/Write), set R/W.
- 3. Data Transfer: Perform the operation through the data bus.

MAIN FUNCTION CODE





TESTBENCH CODE

```
C:/intelFPGA/18.1/AMRUTA/44MUTB.V (/tb_memory_unit)
File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/44MUTB.V (/tb_memory_unit) - Default :
 tat 1-21
                                                                                        X4 DX
 Ln#
      module tb_memory_unit;
  1
           // Testbench signals
            reg [3:0] address;
           reg [7:0] data in;
  4
  5
            reg read_enable;
  6
            reg write_enable;
  7
            wire [7:0] data_out;
  8
  9
            // Instantiate the memory unit
           memory_unit uut (
 10
 11
               .address (address),
 12
               .data_in(data_in),
               .read enable (read_enable),
 13
 14
               .write_enable(write_enable),
 15
               .data out (data out)
 16
            ):
 17
 18
            // Testbench logic
      白
 19
            initial begin
 20
               // Initialize signals
               address = 4'b0000;
 21
               data_in = 8'b000000000;
 22
 23
               read enable = 0;
 24
               write_enable = 0;
 25
 26
               // Monitor the signals for debugging
               $monitor("Time: %0d | Addr: %b | Data In: %b | Read: %b | Write: %b | Data Out: %b",
 27
 28
                        $time, address, data_in, read_enable, write_enable, data_out);
 29
 30
               // Test Case 1: Write data to address 0000
               #10 address = 4'b00000;
 31
 32
               data_in = 8'b1010101010;
 33
               write enable = 1;
               #10 write_enable = 0;
 34
 35
 36
               // Test Case 2: Read data from address 0000
 37
               #10 read enable = 1;
 38
               #10 read_enable = 0;
39
       Ш
                 // Test Case 3: Write data to address 0010
40
41
                 #10 address = 4'b0010;
42
                 data_in = 8'b11001100;
43
                 write enable = 1;
44
                #10 write enable = 0;
45
46
                 // Test Case 4: Read data from address 0010
47
                 #10 read_enable = 1;
48
                 #10 read_enable = 0;
49
                 // Test Case 5: Read data from an uninitialized address
50
51
                 #10 address = 4'b0100;
52
                 read enable = 1;
53
                 #10 read_enable = 0;
54
55
                 // Finish simulation
56
                 #10 Sfinish;
57
            end
        endmodule
```

14. 8-bit simple ALU design

Specifications:

- 1. Input Data:
 - Two 8-bit inputs: A and B.
 - A control signal Opcode (e.g., 4 bits) to select the operation.

2. Output Data:

- An 8-bit result Result.
- Flags:
 - Carry (C): Indicates carry out from the most significant bit.
 - Zero (Z): Set if the result is 0.
 - Overflow (V): Indicates signed arithmetic overflow.
 - Negative (N): Set if the result is negative (most significant bit is 1 in 2's complement).

3. Operations (Examples):

- · Arithmetic: Addition, Subtraction, Increment, Decrement.
- Logic: AND, OR, XOR, NOT.
- Shift: Left Shift, Right Shift.
- · Comparison: Equality, Greater Than, Less Than.

Architecture Design:

1. Input Multiplexers (Operation Selection)

Use multiplexers to choose the operation based on the opcode . For example:

- Opcode øøøø : Addition
- Opcode øøø1: Subtraction
- Opcode øø1ø: AND
- Opcode 0011: OR
- ...

2. Arithmetic Unit

- Use a full-adder circuit to perform 8-bit addition.
- Subtraction is achieved using 2's complement (invert B and add 1).

3. Logic Unit

Implement basic bitwise operations (AND, OR, XOR) with simple gates.

4. Shifter

· Use barrel shifters or simple combinational logic for left/right shifting.

5. Comparison Logic

Compare A and B by checking bit-by-bit or using subtraction.

6. Flag Logic

- Carry: From the most significant full-adder.
- Zero: All bits of Result are 0.
- Overflow: Detect using signed addition/subtraction rules.
- Negative: Most significant bit of Result.

Circuit Design:

Here's an example design flow:

- 1. Input Interface:
 - Two 8-bit registers A and B.
 - · A 4-bit Opcode.
- 2. Operational Blocks:
 - · Arithmetic Block: Implement an 8-bit ripple-carry adder/subtractor.
 - · Logic Block: Perform bitwise operations using logic gates.
 - · Shifting Block: Use combinational shift circuits.
 - . Comparison Block: Subtract A and B to derive comparison outputs.

3. Control Logic:

Decodes the Opcode and enables the corresponding operational block.


4. Output Multiplexer:

Selects the output of the appropriate operational block.

5. Flags Generator:

Logic to generate Carry, Zero, Overflow, and Negative flags.


MAIN FUNCTION CODE



TESTBENCH CODE

```
C:/intelFPGA/18.1/AMRUTA/8BITALUTB.V (/ALU_tb) - Default =
                                                    B + 📂 🔲 🝮 番 | 🐰 咱 🕮 シご | 〇 + 🖊 作
Ln#
 1
     module ALU tb;
 2
            reg [7:0] A, B; // Inputs to the ALU
reg [3:0] Opcode; // ALU operation selector
 3
           reg [7:0] A, B;
 4
 5
           wire [7:0] Result; // ALU output
 6
           wire Carry, Zero, Overflow, Negative; // ALU flags
 7
 8
           // Instantiate the ALU module
     白
 9
           ALU uut (
10
                .A(A),
11
                .B(B),
12
                .Opcode (Opcode),
13
                .Result (Result),
14
                .Carry (Carry) ,
15
                .Zero (Zero),
16
                .Overflow (Overflow) ,
17
                .Negative (Negative)
18
           );
19
           initial begin
20
21
                // Test 1: Addition
22
                A = 8'd10; B = 8'd20; Opcode = 4'b00000;
23
                #10;
24
25
                // Test 2: Subtraction
26
                A = 8'd30; B = 8'd15; Opcode = 4'b0001;
27
                #10;
28
29
                // Test 3: Bitwise AND
30
                A = 8'b10101010; B = 8'b11001100; Opcode = 4'b0010;
31
                #10;
32
33
                // Test 4: Logical shift left
34
                A = 8'b00001111; Opcode = 4'b0110;
35
                #10;
36
                // Test 5: Comparison (A < B)
37
                A = 8'd5; B = 8'd10; Opcode = 4'b1000;
38
39
                #10;
40
41
                $stop; // Stop simulation
42
            end
43
44
        endmodule
```

OUTPUT



Explanation

- ALU Module: Implements the functionality described in the image, using a case statement to handle operations based on the opcode.
- Flags: Carry, Zero, Overflow, and Negative are computed as needed for arithmetic and logic operations.
- Testbench: Simulates a few representative cases, including addition, subtraction, logic operations, and comparisons, with delays (#10) for observation.

15. 8-bit simple CPU design

Explanation

CPU Design

- Registers: A 16-register file is implemented to store data. Registers are addressed using the lower 4 bits of the instruction (Operand).
- Program Counter: Keeps track of the current instruction address.
- Accumulator: Acts as the central working register for computations.
- Instruction Set: Includes basic operations like LOAD, STORE, ADD, SUB, bitwise operations
 (AND, OR), and branching (JUMP and conditional jumps).

Testbench

- Simulates a sequence of instructions, such as loading data into the accumulator, performing arithmetic operations, and branching.
- A simple clock is generated using the always block.
- #10 delays are added to observe the results of each instruction execution.

MAIN FUNCTION CODE

```
C:/intelFPGA/18.1/AMRUTA/8BITCPU.V - Default =====
                                                                 * 9 * | 1 · 9 1
 Ln#
  1
      module SimpleCPU(
           input clk, reset,
           input [7:0] instruction, // 8-bit instruction: [Opcode (4 bits), Operand (4 bits)]
  3
           output reg [7:0] Accumulator, // 8-bit Accumulator
  5
            output reg [7:0] Address, // 8-bit Address Register
           output reg Zero, Negative // Flags
  6
  7
       );
  8
  9
            reg [7:0] RegisterFile [0:15]; // 16 registers (4-bit addressable)
 10
           reg [7:0] ProgramCounter; // 8-bit Program Counter
 11
 12
           wire [3:0] Opcode = instruction[7:4];
 13
            wire [3:0] Operand = instruction[3:0];
 14
 15
           always @(posedge clk or posedge reset) begin
 16
               if (reset) begin
 17
                   // Reset all components
 18
                   ProgramCounter <= 0;
 19
                   Accumulator <= 0:
 20
                   Address <= 0:
 21
                   Zero <= 0;
 22
                   Negative <= 0;
 23
               end else begin
 24
     中中
                   case (Opcode)
 25
                       4'b0000: begin // LOAD: Accumulator <= Register[Operand]
 26
                           Accumulator <= RegisterFile[Operand];
 27
      中
 28
                       4'b0001: begin // STORE: Register[Operand] <= Accumulator
 29
                           RegisterFile[Operand] <= Accumulator;
 30
 31
                       4'b0010: begin // ADD: Accumulator += Register[Operand]
 32
                           Accumulator <= Accumulator + RegisterFile[Operand];
 33
                           Zero <= (Accumulator == 0);
 34
                           Negative <= Accumulator[7];
```

```
36
                       4'b0011: begin // SUB: Accumulator -= Register[Operand]
37
                           Accumulator <= Accumulator - RegisterFile[Operand];
38
                           Zero <= (Accumulator == 0);
39
                           Negative <= Accumulator[7];
40
                       4'b0100: begin // AND: Accumulator &= Register[Operand]
41
42
                           Accumulator <= Accumulator & RegisterFile[Operand];
43
                           Zero <= (Accumulator == 0);
44
                           Negative <= Accumulator[7];
45
     白
46
                       4'b0101: begin // OR: Accumulator |= Register[Operand]
47
                           Accumulator <= Accumulator | RegisterFile[Operand];
48
                           Zero <= (Accumulator == 0);
49
                           Negative <= Accumulator[7];
50
51
                       4'b0110: begin // JUMP: ProgramCounter <= Operand
52
                           ProgramCounter <= Operand;
53
                       4'b0111: begin // JUMP IF ZERO: if (Zero) ProgramCounter <= Operand
54
55
                           if (Zero) ProgramCounter <= Operand;
56
57
                       4'bl000: begin // JUMP IF NEGATIVE: if (Negative) ProgramCounter <= Operand
58
                           if (Negative) ProgramCounter <= Operand;
59
                       end
60
                       default: begin
61
                           // NOP or undefined instructions
62
                           Accumulator <= Accumulator;
63
64
                   endcase
65
66
                   // Increment Program Counter
67
                   ProgramCounter <= ProgramCounter + 1;
68
69
           end
     endmodule
70
```



TESTBENCH CODE

```
C:/intelFPGA/18.1/AMRUTA/8BITCPUTB.V - Default =
   Ln#
       module SimpleCPU tb;
   1
    2
    3
             reg clk, reset;
    4
             reg [7:0] instruction;
    5
             wire [7:0] Accumulator, Address;
    6
             wire Zero, Negative;
             // Instantiate the SimpleCPU
    8
            SimpleCPU uut (
    9
       自
   10
                .clk(clk),
                 .reset (reset),
   11
   12
                 .instruction(instruction),
   13
                 .Accumulator (Accumulator),
   14
                 .Address (Address) ,
   15
                 .Zero (Zero),
   16
                 . Negative (Negative)
   17
            );
   18
             // Clock generation
   19
   20
             always #5 clk = ~clk;
   21
             initial begin
   22
   23
                // Initialize inputs
                 clk = 0;
   24
   25
                reset = 1;
                instruction = 8'b000000000; // NOP
   26
   28
                 // Apply reset
   29
                #10 reset = 0;
   30
   31
                 // Test 1: LOAD R1 into Accumulator
                 #10 instruction = 8'b000000001; // LOAD R1 (register 1)
   32
   33
   34
                 // Test 2: ADD R2 to Accumulator
   35
                 #10 instruction = 8'b00100010; // ADD R2 (register 2)
36
                // Test 3: STORE Accumulator into R3
37
                #10 instruction = 8'b00010011; // STORE R3 (register 3)
38
39
                // Test 4: JUMP to Address 5
40
41
                #10 instruction = 8'b01100101; // JUMP to address 5
42
                // Test 5: SUB R4 from Accumulator
43
44
                #10 instruction = 8'b00110100; // SUB R4 (register 4)
45
46
                // Stop the simulation
47
                #50 Sstop;
48
           end
49
       endmodule
50
```

Overview

This module represents a simple 8-bit CPU with:

- Inputs:
 - clk: The clock signal, which synchronizes operations.
 - reset: Resets the CPU to its initial state.
 - instruction: An 8-bit instruction consisting of a 4-bit Opcode and a 4-bit Operand.
- Outputs:
 - Accumulator: An 8-bit register used to hold the result of computations.
 - Address: An 8-bit address register (could be used for memory operations).
 - Zero and Negative flags: Indicate if the result is zero or negative, respectively.

Flags

- Zero (Zero):
 - Indicates whether the Accumulator value is zero.
- Negative (Negative):
 - Indicates the sign of the Accumulator value (1 for negative, 0 for non-negative).

Flow of Execution

- 1. On reset:
 - · All components are initialized.
 - · Execution starts at address 0.
- 2. On every clock cycle:
 - The Opcode is decoded.
 - The corresponding operation is performed using the Operand as needed.
 - The ProgramCounter is incremented (or updated by a jump instruction).

Applications

- This simple CPU can execute a basic set of operations (arithmetic, logic, load/store, branching).
- It can be extended to include more instructions or features, such as interrupts, memory-mapped I/O, or pipelining.

16. Interfacing of CPU and Memory

Understanding CPU-Memory Interfacing

The CPU and memory communicate via a common interface. The CPU uses this interface to:

- 1. Read Data: Fetch data stored at a specific memory address.
- Write Data: Store data at a specific memory address.

A typical CPU-memory interface involves:

- Address Bus: Specifies the memory location (address) being accessed.
- Data Bus: Transfers the data between CPU and memory.
- Control Signals:
 - Read Enable (read_en): Indicates a read operation.
 - Write Enable (write en): Indicates a write operation.
 - Clock (clk): Synchronizes the operations.
 - Reset (rst): Resets the memory or interface logic.

The memory in our case is modeled as a small, simple block of RAM where:

- The Address Bus is 8 bits wide, allowing access to 256 locations.
- Each memory location stores 8-bit data.

Step-by-Step Code Explanation

1. CPU-Memory Interface Module

This module defines the core logic for interfacing:

Inputs:

- clk: Synchronizes operations.
- rst: Initializes memory to a default state (all zeros).
- read_en: Signals a read operation.
- write_en: Signals a write operation.
- address: Specifies the memory location to access.
- data_in: Input data to write into memory.

Output:

data_out: Data fetched from memory during a read operation.

What Happens During Simulation?

- 1. Reset Phase:
 - The memory is initialized to all zeros.

2. Write Operations:

- · Data is written to specific addresses. For example:
 - At time 10: 0xAA is written to address 10.
 - At time 20: 0x55 is written to address 20.

3. Read Operations:

- Data is read from the same addresses to verify correctness:
 - At address 10, the value 0xAA is fetched.
 - At address 20 , the value 0x55 is fetched.


CPU MAIN FUNCTION CODE

```
File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/CPUMEMINT.V - Default =
                                                   国・2 日 3 4 1 3 4 4 4 2 2 1 0 - M に
 Ln#
  1
      module CPU (
  2
            input wire clk,
  3
            input wire reset,
  4
            output reg [15:0] address,
  5
            output reg read,
  6
            output reg write,
  7
            output reg [7:0] data_out,
  8
            input wire [7:0] data in
  9
       -);
      白
 10
            always @(posedge clk or posedge reset) begin
      白
 11
                if (reset) begin
 12
                    address <= 16'h0000;
 13
                     read <= 0;
 14
                    write <= 0;
 15
                    data out <= 8'h00;
 16
                end else begin
 17
                    // Example behavior
 18
                     address <= address + 1; // Increment address
 19
                    read <= 1;
 20
                    write <= 0; // Read-only for simplicity
 21
                    data out <= 8'hAA; // Placeholder data for write
 22
                end
 23
            end
 24
        endmodule
```

MEMORY MODULE CODE

```
C:/intelFPGA/18.1/AMRUTA/mem.v - Default =
Ln#
 1
     module Memory (
  2
          input wire clk,
  3
          input wire [15:0] address,
  4
          input wire read,
  5
          input wire write,
  6
          input wire [7:0] data_in,
  7
          output reg [7:0] data out
  8
      -);
 9
          reg [7:0] mem [0:65535]; // 64KB memory
 10
     11
          always @(posedge clk) begin
 12
              if (write)
 13
                  mem[address] <= data in; // Write data to memory
 14
              if (read)
 15
                  data out <= mem[address]; // Read data from memory
 16
           end
       endmodule
```

OUTPUT



TESTBENCHCODE

```
C:/intelFPGA/18.1/AMRUTA/CPUMEMINTTB.v - Default =
5 · 🚅 😭 🦈 🐇 悔 🖺 🗘 🗎
Ln#
 1
      module CPU Memory Testbench;
 2
            reg clk;
            reg reset;
 3
 4
            wire [15:0] address;
 5
            wire read, write;
 6
            wire [7:0] data in, data out;
 8
            // Instantiate CPU and Memory
 9
            CPU cpu_inst (
10
                 .clk(clk),
11
                 .reset (reset),
12
                 .address (address),
13
                 .read (read),
14
                 .write (write),
15
                 .data out (data out) ,
16
                 .data in (data in)
17
            );
18
19
            Memory mem inst (
20
                 .clk(clk),
                 .address (address),
21
22
                 .read(read),
23
                 .write (write),
24
                 .data in (data out) ,
25
                 .data out (data in)
26
            );
```

```
28
          // Clock generation
29
         always #5 clk = ~clk; // 10ns clock period
30
31 白
        initial begin
32
            // Initialize signals
33
            clk = 0;
34
            reset = 1;
35
36
            // Reset sequence
37
             #10 reset = 0;
38
39
             // Run simulation for a specific duration
              #200 $finish;
40
41
         end
42
43
         initial begin
44
             $monitor("Time=%0t | Address=%h | Read=%b | Write=%b | DataIn=%h | DataOut=%h",
45
                      $time, address, read, write, data_in, data_out);
46
47
     endmodule
48
```