

# 1. Design of Full Adder.

## Full Adder Module Code


```
Ln# |  
1 | //full adder using Verilog Operator  
2 | module full_adder_o (  
3 |     input a,b,cin,  
4 |     output sum,carry  
5 | );  
6 |  
7 | assign {carry,sum} = a+b+cin;  
8 |  
9 | endmodule  
10 |
```

## Full Adder Test Bench Code

```
Ln# |  
1 | module full_adder_tb;  
2 |     reg a,b,cin;  
3 |     wire sum,carry;  
4 |  
5 |     full_adder_o uut (a,b,cin,sum,carry);  
6 |  
7 |     initial begin  
8 |         a = 0; b = 0; cin = 0;  
9 |         #10  
10 |        a = 0; b = 0; cin = 1;  
11 |        #10  
12 |        a = 0; b = 1; cin = 0;  
13 |        #10  
14 |        a = 0; b = 1; cin = 1;  
15 |        #10  
16 |        a = 1; b = 0; cin = 0;  
17 |        #10  
18 |        a = 1; b = 0; cin = 1;  
19 |        #10  
20 |        a = 1; b = 1; cin = 0;  
21 |        #10  
22 |        a = 1; b = 1; cin = 1;  
23 |        #10  
24 |        $finish();  
25 |     end  
26 |  
27 | endmodule  
28 |  
29 |
```


## Execution Process

- Firstly create a new project
- Create both the files module file and test bench file.
- Once both files are created you can see this




Name	Status	Type	Order	Modified
fulladder.v	?	Verilog	0	12/26/2024 08:13:22 ...
Fulladder_tb.v	?	Verilog	1	12/26/2024 08:13:40 ...


- Double click on the file name (fulladder.v) a editor window will open on right side.
- Type the module code and save it.
- Similarly process with 2<sup>nd</sup> file fulladder\_tb.v, type the testbench file and save it.
- Then right click on question mark of each fil and select compile selected. If the file compiles the file with no errors.
- Same for 2<sup>nd</sup> file.
- Click on Library, select work folder (click on + icon)
- Select the file(fulladder\_tb.v ), right click and simulate.
- Then from the below sim window select add wave



- l. A wave window will appear, back on the simulator windows click on run



- m. Click on No, and check back the wave form window for Final Output.




## 2.Design of the half adder.

### Half adder module

Ln#	
1	<code>module half_adder_s (</code>
2	<code>    input a,b,</code>
3	<code>    output sum,carry</code>
4	<code>);</code>
5	
6	<code>xor(sum,a,b);</code>
7	<code>and(carry,a,b);</code>
8	
9	<code>endmodule</code>
10	

### Half adder Test Bench

Ln#	
1	<code>module half_adder_tb;</code>
2	<code>    reg a,b;</code>
3	<code>    wire sum,carry;</code>
4	
5	<code>    half_adder_s uut(a,b,sum,carry);</code>
6	
7	<code>    initial begin</code>
8	<code>        a = 0; b = 0;</code>
9	<code>        #10</code>
10	<code>        b = 0; b = 1;</code>
11	<code>        #10</code>
12	<code>        a = 1; b = 0;</code>
13	<code>        #10</code>
14	<code>        b = 1; b = 1;</code>
15	<code>        #10</code>
16	<code>        \$finish();</code>
17	<code>    end</code>
18	
19	<code>endmodule</code>
20	

**OUTPUT**

### 3. Realization of a Boolean Function. Minimize using K map and realize the same using truth table

```

C:/IntelFPGA/18.1/AMRUTA/kmap.v (/KmapSolver_tb/uut) - Default
Ln#
1 module KmapSolver(
2     input A, B, C, D,
3     output F
4 );
5     assign F = (~A & ~C & D) | (C & D) | (~B & C) | (B & C & ~D); // Correct Boolean logic
6 endmodule
7


```

```

C:/intelFPGA/18.1/AMRUTA/kmaptb.v - Default
Ln#
1 module KmapSolver_tb;
2
3 // Inputs
4 reg A, B, C, D;
5
6 // Output
7 wire F;
8
9 // Instantiate the Unit Under Test (UUT)
10 KmapSolver uut (
11     .A(A),
12     .B(B),
13     .C(C),
14     .D(D),
15     .F(F)
16 );
17
18 initial begin
19     $monitor("Time = %0t | A = %b, B = %b, C = %b, D = %b | F = %b",
20             $time, A, B, C, D, F);
21
22     // Apply all 16 combinations of A, B, C, and D
23     A = 0; B = 0; C = 0; D = 0; #10;
24     A = 0; B = 0; C = 0; D = 1; #10;
25     A = 0; B = 0; C = 1; D = 0; #10;
26     A = 0; B = 0; C = 1; D = 1; #10;
27     A = 0; B = 1; C = 0; D = 0; #10;
28     A = 0; B = 1; C = 0; D = 1; #10;
29     A = 0; B = 1; C = 1; D = 0; #10;
30     A = 0; B = 1; C = 1; D = 1; #10;
31     A = 1; B = 0; C = 0; D = 0; #10;
32     A = 1; B = 0; C = 0; D = 1; #10;
33     A = 1; B = 0; C = 1; D = 0; #10;
34     A = 1; B = 0; C = 1; D = 1; #10;
35     A = 1; B = 1; C = 0; D = 0; #10;
36     A = 1; B = 1; C = 0; D = 1; #10;
37     A = 1; B = 1; C = 1; D = 0; #10;
38     A = 1; B = 1; C = 1; D = 1; #10;
39
40     $finish;
41 end
42
43 endmodule
44

```

## OUTPUT





**Truth Table for given example is**  
 **$F(A,B,C,D) = \sum m(0,2,5,7,8,10,13,15)$**

A	B	C	D	F
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	1

#### 4. Realize NAND and NOR Gate as universal gate


##### 1. NAND Implementation:

- NOT Gate:  $\text{NOT}(A) = \text{NAND}(A, A)$
- AND Gate:  $\text{AND}(A, B) = \text{NOT}(\text{NAND}(A, B))$
- OR Gate:  $\text{OR}(A, B) = \text{NAND}(\text{NOT}(A), \text{NOT}(B))$

##### 2. NOR Implementation:

- NOT Gate:  $\text{NOT}(A) = \text{NOR}(A, A)$
- OR Gate:  $\text{OR}(A, B) = \text{NOT}(\text{NOR}(A, B))$
- AND Gate:  $\text{AND}(A, B) = \text{NOT}(\text{NOR}(\text{NOT}(A), \text{NOT}(B)))$

# MAIN FUNCTION CODE



```
Ln# |
1   | // NAND Gate as Universal Gate
2   | module NAND_as_Universal(
3   |     input A, B,
4   |     output AND_out, OR_out, NOT_out
5   | );
6   |     wire NAND1, NAND2, NAND3;
7   |
8   |     // NOT gate using NAND
9   |     assign NOT_out = ~(A & A);
10  |
11  |     // AND gate using NAND
12  |     assign NAND1 = ~(A & B);
13  |     assign AND_out = ~(NAND1 & NAND1);
14  |
15  |     // OR gate using NAND
16  |     assign NAND2 = ~(A & A);
17  |     assign NAND3 = ~(B & B);
18  |     assign OR_out = ~(NAND2 & NAND3);
19  | endmodule
20  |
21  | // NOR Gate as Universal Gate
22  | module NOR_as_Universal(
23  |     input A, B,
24  |     output AND_out, OR_out, NOT_out
25  | );
26  |     wire NOR1, NOR2, NOR3;
27  |
28  |     // NOT gate using NOR
29  |     assign NOT_out = ~(A | A);
30  |
31  |     // OR gate using NOR
32  |     assign OR_out = ~(~(A | B));
33  |
34  |     // AND gate using NOR
35  |     assign NOR1 = ~(A | A);
36  |     assign NOR2 = ~(B | B);
37  |     assign NOR3 = ~(NOR1 | NOR2);
38  |     assign AND_out = ~(NOR3 | NOR3);
39  | endmodule
40  |
41  |
```




# TESTBENCH

```

C:/IntelFPGA/18.1/AMRUTA/nandnorb.v (/testbench) - Default
Ln#
1 // Testbench to verify NAND and NOR as Universal Gates
2 module testbench;
3   reg A, B;
4   wire AND_out_NAND, OR_out_NAND, NOT_out_NAND;
5   wire AND_out_NOR, OR_out_NOR, NOT_out_NOR;
6
7   // Instantiate NAND as Universal
8   NAND_as_Universal NAND_U(
9     .A(A), .B(B),
10    .AND_out(AND_out_NAND),
11    .OR_out(OR_out_NAND),
12    .NOT_out(NOT_out_NAND)
13  );
14
15  // Instantiate NOR as Universal
16  NOR_as_Universal NOR_U(
17    .A(A), .B(B),
18    .AND_out(AND_out_NOR),
19    .OR_out(OR_out_NOR),
20    .NOT_out(NOT_out_NOR)
21  );
22
23  initial begin
24    $monitor("A=%b B=%b | NAND: AND=%b OR=%b NOT=%b | NOR: AND=%b OR=%b NOT=%b",
25            A, B, AND_out_NAND, OR_out_NAND, NOT_out_NAND,
26            AND_out_NOR, OR_out_NOR, NOT_out_NOR);
27
28    // Test inputs
29    A = 0; B = 0; #10;
30    A = 0; B = 1; #10;
31    A = 1; B = 0; #10;
32    A = 1; B = 1; #10;
33
34    $finish;
35  end
36 endmodule
37
38


```

## OUTPUT



## 5. DESIGN A FULL ADDER USING TWO HALF ADDER CIRCUITS.

### MAIN FUNCTION



```
Ln# |  
1  // Half Adder Module  
2  module HalfAdder(  
3      input A, B,  
4      output Sum, Carry  
5  );  
6      assign Sum = A ^ B; // XOR for Sum  
7      assign Carry = A & B; // AND for Carry  
8  endmodule  
9  
10 // Full Adder Module Using Two Half Adders  
11 module FullAdder(  
12     input A, B, Cin,  
13     output Sum, Cout  
14 );  
15     wire S1, C1, C2;  
16  
17     // First Half Adder  
18     HalfAdder HA1 (  
19         .A(A), .B(B),  
20         .Sum(S1), .Carry(C1)  
21     );  
22  
23     // Second Half Adder  
24     HalfAdder HA2 (  
25         .A(S1), .B(Cin),  
26         .Sum(Sum), .Carry(C2)  
27     );  
28  
29     // Final Carry Out  
30     assign Cout = C1 | C2;  
31 endmodule  
32  
33
```


# TEST BENCH

```

C:/intelFPGA/18.1/AMRUTA/FAU2HATB.V (/testbench) - Default
Ln#
1  module testbench;
2      reg A, B, Cin;
3      wire Sum, Cout;
4
5      // Instantiate Full Adder
6      FullAdder FA (
7          .A(A), .B(B), .Cin(Cin),
8          .Sum(Sum), .Cout(Cout)
9      );
10
11     initial begin
12         $monitor("A=%b B=%b Cin=%b | Sum=%b Cout=%b", A, B, Cin, Sum, Cout);
13
14         // Test cases
15         A = 0; B = 0; Cin = 0; #10;
16         A = 0; B = 1; Cin = 0; #10;
17         A = 1; B = 0; Cin = 1; #10;
18         A = 1; B = 1; Cin = 1; #10;
19
20         $finish;
21     end
22 endmodule
23
24

```

# OUTPUT



## 6. DESIGN A FULL SUBTRACTOR USING TWO HALF SUBTRACTOR

### Explanation

#### 1. Half Subtractor 1:

- Computes  $\text{Diff1} = A \oplus B$  (intermediate difference).
- Computes  $\text{Borrow1} = \sim A \cdot B$  (borrow from  $A - B$ ).

#### 2. Half Subtractor 2:

- Computes  $\text{Diff} = \text{Diff1} \oplus \text{Bin}$  (final difference).
- Computes  $\text{Borrow2} = \sim \text{Diff1} \cdot \text{Bin}$  (borrow from  $\text{Diff1} - \text{Bin}$ ).

#### 3. Final Borrow (Bout):

- Combines the borrows from both Half Subtractors:  $\text{Bout} = \text{Borrow1} | \text{Borrow2}$ .

## MAIN FUNCTION

```

C:/intelFPGA/18.1/AMRUTA/FSU2HS.V (/testbench/FS)
File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/FSU2HS.V (/testbench/FS) - Default
Ln#
1 // Half Subtractor Module
2 module HalfSubtractor(
3     input A, B,
4     output Diff, Borrow
5 );
6     assign Diff = A ^ B; // XOR for Difference
7     assign Borrow = ~A & B; // Borrow when A < B
8 endmodule
9
10 // Full Subtractor Module Using Two Half Subtractors
11 module FullSubtractor(
12     input A, B, Bin, // Inputs: A, B, Borrow-in (Bin)
13     output Diff, Bout // Outputs: Difference, Borrow-out (Bout)
14 );
15     wire D1, B1, B2;
16
17     // First Half Subtractor
18     HalfSubtractor HS1 (
19         .A(A), .B(B),
20         .Diff(D1), .Borrow(B1)
21     );
22
23     // Second Half Subtractor
24     HalfSubtractor HS2 (
25         .A(D1), .B(Bin),
26         .Diff(Diff), .Borrow(B2)
27     );
28
29     // Final Borrow Out
30     assign Bout = B1 | B2; // Bout is the OR of both borrows
31 endmodule
32
33

```




## TEST BENCH CODE

```

C:/intelFPGA/18.1/AMRUTA/FSU2HSTB.V (/testbench)
File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/FSU2HSTB.V (/testbench) - Default

Ln#
1 module testbench:
2     reg A, B, Bin;
3     wire Diff, Bout;
4
5     // Instantiate Full Subtractor
6     FullSubtractor FS (
7         .A(A), .B(B), .Bin(Bin),
8         .Diff(Diff), .Bout(Bout)
9     );
10
11     initial begin
12         $monitor("A=%b B=%b Bin=%b | Diff=%b Bout=%b", A, B, Bin, Diff, Bout);
13
14         // Test cases
15         A = 0; B = 0; Bin = 0; #10;
16         A = 0; B = 1; Bin = 0; #10;
17         A = 1; B = 0; Bin = 1; #10;
18         A = 1; B = 1; Bin = 1; #10;
19
20         $finish;
21     end
22 endmodule
23
24
  
```

## OUTPUT



## 7. Design Full Subtractor WITHOUT using Half Subtractor

### 1. Difference (Diff):

- Computed using  $A \oplus B \oplus \text{Bin}$ , which gives the correct difference for all input cases.


### 2. Borrow-Out (Bout):

- Borrow occurs in two scenarios:
  - When  $B$  is greater than  $A$ :  $\sim A \cdot B$
  - When  $\text{Bin}$  causes an additional borrow:  $(\sim (A \oplus B)) \cdot \text{Bin}$
- Combine these cases using OR:  $\text{Bout} = (\sim A \cdot B) | ((\sim (A \oplus B)) \cdot \text{Bin})$ .

### 3. Testbench:

- Tests all combinations of  $A$ ,  $B$ , and  $\text{Bin}$  to validate the design.

## MAIN CODE FOR FULL SUBTRACTOR



The screenshot shows a Verilog code editor window with the following content:

```

C:/intelFPGA/18.1/AMRUTA/FS.V (/testbench/FS)
File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/FS.V (/testbench/FS) - Default
Ln#
1 // Full Subtractor Module
2 module FullSubtractor(
3     input A, B, Bin,          // Inputs: A, B, Borrow-in (Bin)
4     output Diff, Bout        // Outputs: Difference and Borrow-out (Bout)
5 );
6 // Directly compute the difference and borrow-out
7 assign Diff = A ^ B ^ Bin;    // XOR for Difference
8 assign Bout = (~A & B) | ((~(A ^ B)) & Bin); // Borrow-out logic
9 endmodule
10
11
  
```



## TESTBENCH CODE


```

C:/intelFPGA/18.1/AMRUTA/FSTB.V (/testbench)
File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/FSTB.V (/testbench) - Default

Ln#
1  module testbench;
2      reg A, B, Bin;
3      wire Diff, Bout;
4
5      // Instantiate Full Subtractor
6      FullSubtractor FS (
7          .A(A), .B(B), .Bin(Bin),
8          .Diff(Diff), .Bout(Bout)
9      );
10
11     initial begin
12         $monitor("A=%b B=%b Bin=%b | Diff=%b Bout=%b", A, B, Bin, Diff, Bout);
13
14         // Test cases
15         A = 0; B = 0; Bin = 0; #10;
16         A = 0; B = 1; Bin = 0; #10;
17         A = 1; B = 0; Bin = 1; #10;
18         A = 1; B = 1; Bin = 1; #10;
19
20         $finish;
21     end
22 endmodule
23
24

```

## OUTPUT



## 8. Design 4 bit parallel Adder Subtractor Composite unit using IC7483 and 7486

### Explanation

#### 1. Addition Mode ( Mode = 0 ):

- The input  $B$  passes through unmodified to the adder.
- $\text{CarryIn} = 0$ .

#### 2. Subtraction Mode ( Mode = 1 ):

- The input  $B$  is XORed with Mode, flipping its bits to create  $B'$ .
- $\text{CarryIn} = 1$  adds the additional 1 for 2's complement subtraction.

#### 3. Output Calculation:

- For addition:  $\text{Result} = A + B$ .
- For subtraction:  $\text{Result} = A + B' + 1$ .

#### 4. Simulation in ModelSim:

- Run the testbench in ModelSim. It applies multiple test cases and verifies addition and subtraction behavior.

---

### IC 7483 and 7486 Mapping

- 7483 (4-bit binary adder):
  - Simulated using the addition logic in Verilog.
- 7486 (XOR gate):
  - XOR gates are implemented in the code for generating  $B'$  when performing subtraction.

## Main Module Code

```

C:/intelFPGA/18.1/AMRUTA/4bitparadd.v - Default
Ln#
1 module AdderSubtractor4Bit(
2     input [3:0] A, B,          // 4-bit inputs A and B
3     input Mode,                // Mode: 0 for Addition, 1 for Subtraction
4     output [3:0] Result,       // 4-bit result
5     output Carry               // Carry out
6 );
7     wire [3:0] B_XOR;          // XORed version of B for subtraction
8     wire CarryIn;              // Carry-In for addition/subtraction
9
10    // XOR B with Mode to perform 2's complement in subtraction mode
11    assign B_XOR = B ^ {4{Mode}};
12    assign CarryIn = Mode;      // Carry-In is 1 for subtraction (to add 2's complement)
13
14    // 4-bit binary adder (IC 7483 implementation)
15    assign [Carry, Result] = A + B_XOR + CarryIn;
16 endmodule
17

```


## Testbench Code

```

File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/4bitparaddtb.v - Default
Ln#
1 module testbench;
2     reg [3:0] A, B;            // 4-bit inputs A and B
3     reg Mode;                  // Mode: 0 for Addition, 1 for Subtraction
4     wire [3:0] Result;        // 4-bit result
5     wire Carry;               // Carry out
6
7     // Instantiate the Adder-Subtractor
8     AdderSubtractor4Bit UUT (
9         .A(A),
10        .B(B),
11        .Mode(Mode),
12        .Result(Result),
13        .Carry(Carry)
14    );
15
16    initial begin
17        $monitor("Time=%0t | A=%b B=%b Mode=%b | Result=%b Carry=%b",
18            $time, A, B, Mode, Result, Carry);
19
20        // Test cases
21        A = 4'b0011; B = 4'b0001; Mode = 0; #10; // Add: 3 + 1
22        A = 4'b1010; B = 4'b0101; Mode = 0; #10; // Add: 10 + 5
23        A = 4'b1100; B = 4'b0011; Mode = 1; #10; // Sub: 12 - 3
24        A = 4'b0111; B = 4'b1000; Mode = 1; #10; // Sub: 7 - 8
25
26        $finish;
27    end
28 endmodule
29

```

# OUTPUT



## 9. Design 8:1 Multiplexer using two 4:1 Multiplexer.

### Explanation

#### 1. 4:1 MUX Modules:

- Each 4:1 MUX selects one of its 4 inputs based on two select lines ( `sel[1:0]` ).

#### 2. 2:1 MUX Module:

- Combines the outputs of the two 4:1 MUXes based on the most significant select line ( `sel[2]` ).

#### 3. 8:1 MUX:

- The 8:1 MUX uses two 4:1 MUXes to process the first and second sets of 4 inputs.
- A 2:1 MUX selects between the outputs of the two 4:1 MUXes.

#### 4. Testbench:

- Tests all 8 select lines to verify that the correct data is output.

**MAIN FUNCTION CODE**

```

C:/intelFPGA/18.1/AMRUTA/81MULTIPLEXER.V - Default
Ln#
1 // 4:1 Multiplexer Module
2 module Mux4to1(
3     input [3:0] D, // Data inputs
4     input [1:0] Sel, // Select lines
5     output Y // Output
6 );
7     assign Y = (Sel == 2'b00) ? D[0] :
8                (Sel == 2'b01) ? D[1] :
9                (Sel == 2'b10) ? D[2] :
10               D[3];
11 endmodule
12
13 // 2:1 Multiplexer Module
14 module Mux2to1(
15     input A, B, Sel,
16     output Y
17 );
18     assign Y = (Sel == 1'b0) ? A : B;
19 endmodule
20
21 // 8:1 Multiplexer Module Using Two 4:1 Multiplexers and a 2:1 Multiplexer
22 module Mux8to1(
23     input [7:0] D, // 8 Data inputs
24     input [2:0] Sel, // 3 Select lines
25     output Y // Output
26 );
27     wire Y0, Y1; // Outputs of the two 4:1 Muxes
28
29     // Instantiate two 4:1 Muxes
30     Mux4to1 Mux1 (
31         .D(D[3:0]), .Sel(Sel[1:0]), .Y(Y0)
32     );
33
34     Mux4to1 Mux2 (
35         .D(D[7:4]), .Sel(Sel[1:0]), .Y(Y1)
36     );
37
38     // Instantiate a 2:1 Mux to combine the results
39     Mux2to1 Mux3 (
40         .A(Y0), .B(Y1), .Sel(Sel[2]), .Y(Y)
41     );
42 endmodule
43
44

```



## TESTBENCH CODE


```

C:/intelFPGA/18.1/AMRUTA/81MULTIPLEXERTB.V (/testbench)
File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/81MULTIPLEXERTB.V (/testbench) - Default

Ln#
1 module testbench;
2     reg [7:0] D;           // 8 Data inputs
3     reg [2:0] Sel;        // 3 Select lines
4     wire Y;              // Output
5
6     // Instantiate 8:1 Multiplexer
7     Mux8to1 UUT (
8         .D(D),
9         .Sel(Sel),
10        .Y(Y)
11    );
12
13    initial begin
14        $monitor("Time=%0t | D=%b Sel=%b | Y=%b", $time, D, Sel, Y);
15
16        // Test cases
17        D = 8'b10101010; Sel = 3'b000; #10; // Select D[0]
18        D = 8'b10101010; Sel = 3'b001; #10; // Select D[1]
19        D = 8'b10101010; Sel = 3'b010; #10; // Select D[2]
20        D = 8'b10101010; Sel = 3'b011; #10; // Select D[3]
21        D = 8'b10101010; Sel = 3'b100; #10; // Select D[4]
22        D = 8'b10101010; Sel = 3'b101; #10; // Select D[5]
23        D = 8'b10101010; Sel = 3'b110; #10; // Select D[6]
24        D = 8'b10101010; Sel = 3'b111; #10; // Select D[7]
25
26        $finish;
27    end
28 endmodule
29
30

```

## OUTPUT





## 10. Implement logic function using Multiplexer.

### Concept of Implementing Logic Functions Using a Multiplexer

Multiplexers (MUX) can implement any logic function by using their **select lines** to determine which data input is passed to the output. The MUX acts like a "hardware look-up table" where combinations of inputs are pre-programmed to output the desired function.

### Steps to Implement a Logic Function Using a MUX:

1. **Determine the number of variables in the logic function:**
  - A logic function with  $n$  variables requires a  $2^n$ -to-1 multiplexer. Alternatively, smaller multiplexers (like 4:1) can be used with some external logic.
2. **Assign variables to the select lines:**
  - The  $n$  inputs to the logic function are mapped to the MUX's select lines.
3. **Determine the MUX data inputs (truth table):**
  - Evaluate the logic function for each combination of the select lines.
  - These outputs become the MUX data inputs ( $D$ ).
4. **Implement the logic using the MUX:**
  - The MUX selects the correct output for each input combination, thereby reproducing the logic function.

#### Example: Implement $F(A, B, C) = AB + AC$ Using a 4:1 Multiplexer

Step 1: Express the Function in Canonical Form

The function  $F(A, B, C) = \overline{A}B + AC$  can be rewritten as:

$$F = \sum(2, 3, 6, 7)$$

This means  $F$  is 1 for  $ABC = 010, 011, 110, 111$ .

Step 2: Use  $A, B$  as Select Lines and Simplify  $C$ :

- Select lines:  $A$  and  $B$  ( $S1$  and  $S0$ ).
- Input  $C$  determines the MUX data inputs  $D$ .

Evaluate  $F(A, B, C)$  for all  $A, B$  combinations:

$A$	$B$	$C$	$F$ (Truth Table)
0	0	x	0
0	1	x	1
1	0	x	$C$
1	1	x	1


Step 3: Assign  $D$  Inputs for the MUX

From the truth table:

- $D[0] = 0$
- $D[1] = 1$
- $D[2] = C$
- $D[3] = 1$



## MAIN FUNCTION CODE




```

C:/intelFPGA/18.1/AMRUTA/41mulimp.v
File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/41mulimp.v - Default

Ln#
1 module LogicFunctionUsingMUX(
2     input A, B, C,
3     output F
4 );
5     wire [3:0] D;
6
7     // Assign MUX inputs based on simplified function
8     assign D[0] = 0; // When A=0, B=0
9     assign D[1] = 1; // When A=0, B=1
10    assign D[2] = C; // When A=1, B=0
11    assign D[3] = 1; // When A=1, B=1
12
13    // MUX implementation
14    assign F = (A == 0 && B == 0) ? D[0] :
15               (A == 0 && B == 1) ? D[1] :
16               (A == 1 && B == 0) ? D[2] : D[3];
17 endmodule
18
19

```

## TESTBENCH CODE




```

C:/intelFPGA/18.1/AMRUTA/41muximptb.v (/testbench)
File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/41muximptb.v (/testbench) - Default

Ln#
1 module testbench;
2     reg A, B, C; // Inputs to the logic function
3     wire F; // Output of the logic function
4
5     // Instantiate the LogicFunctionUsingMUX module
6     LogicFunctionUsingMUX UUT (
7         .A(A),
8         .B(B),
9         .C(C),
10        .F(F)
11    );
12
13    initial begin
14        $monitor("Time=%0t | A=%b B=%b C=%b | F=%b", $time, A, B, C, F);
15
16        // Test all combinations of A, B, C
17        A = 0; B = 0; C = 0; #10;
18        A = 0; B = 0; C = 1; #10;
19        A = 0; B = 1; C = 0; #10;
20        A = 0; B = 1; C = 1; #10;
21        A = 1; B = 0; C = 0; #10;
22        A = 1; B = 0; C = 1; #10;
23        A = 1; B = 1; C = 0; #10;
24        A = 1; B = 1; C = 1; #10;
25
26        $finish;
27    end
28 endmodule
29

```

# OUTPUT



## 11. 8-bit Addition, Multiplication, Division

### Explanation

1. **Addition ( $A + B$ ):** A simple addition of two 8-bit numbers.
2. **Multiplication ( $A * B$ ):** Produces a 16-bit result to accommodate overflow.
3. **Division ( $A / B$ ):** Handles the possibility of division by zero with an error flag.
4. **Testbench:** Tests all operations with sample inputs and outputs results to the simulation log.

# MAIN FUNCTION CODE

```

C:/intelFPGA/18.1/AMRUTA/8BITAMD.V
File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/8BITAMD.V - Default


Ln#
1 module ArithmeticOperations(
2     input [7:0] A,           // 8-bit input A
3     input [7:0] B,           // 8-bit input B
4     input [1:0] operation,   // Operation select: 00=Add, 01=Multiply, 10=Divide
5     output reg [15:0] result, // Result: can be up to 16 bits for multiplication
6     output reg error        // Error flag for division by zero
7 );
8     always @(*) begin
9         error = 0; // Reset error flag
10        case (operation)
11            2'b00: result = A + B;           // Addition
12            2'b01: result = A * B;           // Multiplication
13            2'b10: begin                     // Division
14                if (B == 0) begin
15                    error = 1;               // Division by zero error
16                    result = 16'hFFFF;      // Set result to max value
17                end else begin
18                    result = A / B;          // Division
19                end
20            end
21            default: begin
22                result = 16'h0000;          // Default case
23                error = 0;
24            end
25        endcase
26    end
27 endmodule
28
29

```

## OUTPUT



## TESTBENCH CODE



```

C:/intelFPGA/18.1/AMRUTA/8BITAMDTB.V (/Testbench)
File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/8BITAMDTB.V (/Testbench) - Default

Ln#
1 module Testbench;
2     reg [7:0] A, B;
3     reg [1:0] operation;
4     wire [15:0] result;
5     wire error;
6
7     // Instantiate the ArithmeticOperations module
8     ArithmeticOperations uut (
9         .A(A),
10        .B(B),
11        .operation(operation),
12        .result(result),
13        .error(error)
14    );
15
16    initial begin
17        // Test addition
18        A = 8'd10; B = 8'd20; operation = 2'b00;
19        #10;
20        $display("Addition: %d + %d = %d, Error = %b", A, B, result, error);
21
22        // Test multiplication
23        A = 8'd15; B = 8'd10; operation = 2'b01;
24        #10;
25        $display("Multiplication: %d * %d = %d, Error = %b", A, B, result, error);
26
27        // Test division
28        A = 8'd100; B = 8'd5; operation = 2'b10;
29        #10;
30        $display("Division: %d / %d = %d, Error = %b", A, B, result, error);
31
32        // Test division by zero
33        A = 8'd100; B = 8'd0; operation = 2'b10;
34        #10;
35        $display("Division by Zero: %d / %d = %d, Error = %b", A, B, result, error);
36
37        $finish;
38    end
39 endmodule
  
```



## 12. 8-bit Register design

### Explanation of the Design

#### 1. Inputs and Outputs:

- **clk**: Clock signal to synchronize the register operation.
- **reset**: Asynchronous reset to clear the register.
- **load**: Enables loading new data into the register.
- **data\_in**: The 8-bit input data to be loaded.
- **data\_out**: The 8-bit output data of the register.


#### 2. Behavior:

- When **reset** is high, the register is cleared (set to 0).
- When **load** is high and **reset** is low, the value of **data\_in** is loaded into the register.
- If neither **reset** nor **load** is asserted, the register holds its previous value.

#### 3. Testbench:

- Tests the register functionality, including reset, load, and hold operations.
- Generates a clock signal and displays the state of the register during simulation.

### MAIN FUNCTION CODE



```

1  module Register8Bit (
2      input clk,           // Clock signal
3      input reset,        // Asynchronous reset signal
4      input load,         // Load enable signal
5      input [7:0] data_in, // 8-bit input data
6      output reg [7:0] data_out // 8-bit output data
7  );
8
9      always @(posedge clk or posedge reset) begin
10         if (reset) begin
11             data_out <= 8'b0; // Clear the register on reset
12         end else if (load) begin
13             data_out <= data_in; // Load input data into the register
14         end
15         // If neither reset nor load, data_out holds its value
16     end
17 endmodule
18
19

```



**TESTBENCH CODE**


```

File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/8BITREGTB.V (/Testbench) - Default

Ln#
1 module Testbench;
2
3     reg clk;
4     reg reset;
5     reg load;
6     reg [7:0] data_in;
7     wire [7:0] data_out;
8
9     // Instantiate the 8-bit register
10    Register8Bit uut (
11        .clk(clk),
12        .reset(reset),
13        .load(load),
14        .data_in(data_in),
15        .data_out(data_out)
16    );
17
18    // Generate a clock signal
19    always #5 clk = ~clk;
20
21    initial begin
22        // Initialize signals
23        clk = 0; reset = 0; load = 0; data_in = 8'b0;
24
25        // Reset the register
26        #10 reset = 1;
27        #10 reset = 0;
28
29        // Load a value into the register
30        #10 load = 1; data_in = 8'b10101010;
31        #10 load = 0;
32
33        // Hold the value
34        #20;
35
36        // Load another value into the register
37        #10 load = 1; data_in = 8'b01010101;
38        #10 load = 0;
39
40        // Reset the register again
41        #10 reset = 1;
42        #10 reset = 0;
43
44        $finish;
45    end
46
47    initial begin
48        $monitor("Time: %0t | Reset: %b | Load: %b | Data In: %b | Data Out: %b",
49            $time, reset, load, data_in, data_out);
50    end
51 endmodule
52

```

# OUTPUT



## 13. Memory unit design and perform memory operations.

### 1. Memory Unit Design

#### Components of a Memory Unit

1. **Memory Cells:** Smallest unit that stores a single bit (0 or 1).
2. **Address Decoder:** Decodes the input address to access a specific memory cell or group of cells.
3. **Data Bus:** Transfers data to and from the memory.
4. **Control Signals:**
  - **Read/Write Enable (R/W):** Determines whether to read from or write to memory.
  - **Chip Select (CS):** Activates the memory chip for operations.

#### Memory Array

- A grid of memory cells organized into rows and columns.
- Each cell corresponds to an address, accessed via row and column decoders.

**Design Parameters**

- **Size:** Total storage capacity (e.g., 64 KB, 1 MB).
- **Word Size:** Number of bits per word (e.g., 8-bit, 16-bit).
- **Access Time:** Time to perform a read/write operation.

**Block Diagram**

A basic block diagram includes:

- **Address Lines:** For specifying memory location.
- **Data Lines:** For data transfer.
- **Control Lines:** For enabling read/write and chip operations.

**2. Perform Memory Operations****Read Operation**

1. **Input Address:** Provide the memory location to the address lines.
2. **Enable Chip:** Activate the chip using the Chip Select signal.
3. **Set to Read Mode:** Set R/W signal to 'Read'.
4. **Data Retrieval:** Data from the specified address is sent to the data bus.

**Write Operation**

1. **Input Address:** Specify the memory location to be written.
2. **Enable Chip:** Activate the chip using the Chip Select signal.
3. **Set to Write Mode:** Set R/W signal to 'Write'.
4. **Data Input:** Send the data to the data bus to write into the specified address.

**Example Design: 4x4 Memory Unit**


A 4x4 memory unit has:

- **4 rows and 4 columns:** 16 memory cells.
- **Address Lines:** 4-bit address (to represent 16 locations).
- **Data Lines:** 1-bit data bus (single-bit data per operation).

**Steps for Read/Write Operation:**

1. **Decode Address:** Use the 4-bit address to locate the specific memory cell.
2. **Activate Control Signals:** Depending on the operation (Read/Write), set R/W.
3. **Data Transfer:** Perform the operation through the data bus.

## MAIN FUNCTION CODE




```

C:/intelFPGA/18.1/AMRUTA/44MU.V
File Edit View Tools Bookmarks Window Help
C:/intelFPGA/18.1/AMRUTA/44MU.V - Default

Ln#
1 module memory_unit (
2     input wire [3:0] address,
3     input wire [7:0] data_in,
4     input wire read_enable,
5     input wire write_enable,
6     output reg [7:0] data_out
7 );
8     reg [7:0] memory [0:15]; // 4x4 memory array
9
10    always @(*) begin
11        if (read_enable) begin
12            data_out = memory[address]; // Read operation
13        end else if (write_enable) begin
14            memory[address] = data_in; // Write operation
15        end
16    end
17 endmodule
18
19

```

## OUTPUT





# TESTBENCH CODE

C:/intelFPGA/18.1/AMRUTA/44MUTB.V (/tb\_memory\_unit)

File Edit View Tools Bookmarks Window Help

C:/intelFPGA/18.1/AMRUTA/44MUTB.V (/tb\_memory\_unit) - Default

```

Ln#
1  module tb_memory_unit;
2      // Testbench signals
3      reg [3:0] address;
4      reg [7:0] data_in;
5      reg read_enable;
6      reg write_enable;
7      wire [7:0] data_out;
8
9      // Instantiate the memory unit
10     memory_unit uut (
11         .address(address),
12         .data_in(data_in),
13         .read_enable(read_enable),
14         .write_enable(write_enable),
15         .data_out(data_out)
16     );
17
18     // Testbench logic
19     initial begin
20         // Initialize signals
21         address = 4'b0000;
22         data_in = 8'b00000000;
23         read_enable = 0;
24         write_enable = 0;
25
26         // Monitor the signals for debugging
27         $monitor("Time: %0d | Addr: %b | Data In: %b | Read: %b | Write: %b | Data Out: %b",
28             $time, address, data_in, read_enable, write_enable, data_out);
29
30         // Test Case 1: Write data to address 0000
31         #10 address = 4'b0000;
32         data_in = 8'b10101010;
33         write_enable = 1;
34         #10 write_enable = 0;
35
36         // Test Case 2: Read data from address 0000
37         #10 read_enable = 1;
38         #10 read_enable = 0;
39
40         // Test Case 3: Write data to address 0010
41         #10 address = 4'b0010;
42         data_in = 8'b11001100;
43         write_enable = 1;
44         #10 write_enable = 0;
45
46         // Test Case 4: Read data from address 0010
47         #10 read_enable = 1;
48         #10 read_enable = 0;
49
50         // Test Case 5: Read data from an uninitialized address
51         #10 address = 4'b0100;
52         read_enable = 1;
53         #10 read_enable = 0;
54
55         // Finish simulation
56         #10 $finish;
57     end
58 endmodule

```

## 14. 8-bit simple ALU design

### Specifications:

#### 1. Input Data:

- Two 8-bit inputs: **A** and **B**.
- A control signal **opcode** (e.g., 4 bits) to select the operation.

#### 2. Output Data:

- An 8-bit result **Result**.
- Flags:
  - **Carry (C)**: Indicates carry out from the most significant bit.
  - **Zero (Z)**: Set if the result is 0.
  - **Overflow (V)**: Indicates signed arithmetic overflow.
  - **Negative (N)**: Set if the result is negative (most significant bit is 1 in 2's complement).

#### 3. Operations (Examples):

- Arithmetic: Addition, Subtraction, Increment, Decrement.
- Logic: AND, OR, XOR, NOT.
- Shift: Left Shift, Right Shift.
- Comparison: Equality, Greater Than, Less Than.



## Architecture Design:

### 1. Input Multiplexers (Operation Selection)

Use multiplexers to choose the operation based on the `opcode`. For example:

- Opcode `0000` : Addition
- Opcode `0001` : Subtraction
- Opcode `0010` : AND
- Opcode `0011` : OR
- ...

### 2. Arithmetic Unit

- Use a full-adder circuit to perform 8-bit addition.
- Subtraction is achieved using 2's complement (invert `B` and add 1).

### 3. Logic Unit

- Implement basic bitwise operations (AND, OR, XOR) with simple gates.

### 4. Shifter

- Use barrel shifters or simple combinational logic for left/right shifting.

### 5. Comparison Logic

- Compare `A` and `B` by checking bit-by-bit or using subtraction.

### 6. Flag Logic

- **Carry:** From the most significant full-adder.
- **Zero:** All bits of `Result` are 0.
- **Overflow:** Detect using signed addition/subtraction rules.
- **Negative:** Most significant bit of `Result`.

## Circuit Design:

Here's an example design flow:

#### 1. Input Interface:

- Two 8-bit registers `A` and `B`.
- A 4-bit Opcode.

#### 2. Operational Blocks:

- **Arithmetic Block:** Implement an 8-bit ripple-carry adder/subtractor.
- **Logic Block:** Perform bitwise operations using logic gates.
- **Shifting Block:** Use combinational shift circuits.
- **Comparison Block:** Subtract `A` and `B` to derive comparison outputs.

### 3. Control Logic:

- Decodes the Opcode and enables the corresponding operational block.


### 4. Output Multiplexer:

- Selects the output of the appropriate operational block.

### 5. Flags Generator:

- Logic to generate Carry, Zero, Overflow, and Negative flags.


## MAIN FUNCTION CODE



```

C:/intelFPGA/18.1/AMRUTA/8BITALU.V - Default
Ln#
1  module ALU(
2      input [7:0] A, B, // 8-bit inputs
3      input [3:0] Opcode, // 4-bit Opcode
4      output reg [7:0] Result, // 8-bit Result
5      output reg Carry, Zero, Overflow, Negative // Flags
6  );
7
8      always @(*) begin
9          // Default values for flags
10         Carry = 0;
11         Zero = 0;
12         Overflow = 0;
13         Negative = 0;
14
15         case (Opcode)
16             4'b0000: begin // Addition
17                 {Carry, Result} = A + B;
18                 Overflow = (A[7] == B[7]) && (Result[7] != A[7]);
19             end
20             4'b0001: begin // Subtraction
21                 {Carry, Result} = A - B;
22                 Overflow = (A[7] != B[7]) && (Result[7] != A[7]);
23             end
24             4'b0010: Result = A & B; // Bitwise AND
25             4'b0011: Result = A | B; // Bitwise OR
26             4'b0100: Result = A ^ B; // Bitwise XOR
27             4'b0101: Result = ~A; // Bitwise NOT
28             4'b0110: Result = A << 1; // Logical shift left
29             4'b0111: Result = A >> 1; // Logical shift right
30             4'b1000: Result = (A < B) ? 8'b1 : 8'b0; // Comparison (A < B)
31             default: Result = 8'b0; // Default case
32         endcase
33
34         Zero = (Result == 8'b0);
35         Negative = Result[7];
36     end
37
38 endmodule
  
```

## TESTBENCH CODE




```

C:/intelFPGA/18.1/AMRUTA/8BITALUTB.V (/ALU_tb) - Default

Ln#
1  module ALU_tb;
2
3      reg [7:0] A, B;          // Inputs to the ALU
4      reg [3:0] Opcode;        // ALU operation selector
5      wire [7:0] Result;       // ALU output
6      wire Carry, Zero, Overflow, Negative; // ALU flags
7
8      // Instantiate the ALU module
9      ALU uut (
10         .A(A),
11         .B(B),
12         .Opcode(Opcode),
13         .Result(Result),
14         .Carry(Carry),
15         .Zero(Zero),
16         .Overflow(Overflow),
17         .Negative(Negative)
18     );
19
20     initial begin
21         // Test 1: Addition
22         A = 8'd10; B = 8'd20; Opcode = 4'b0000;
23         #10;
24
25         // Test 2: Subtraction
26         A = 8'd30; B = 8'd15; Opcode = 4'b0001;
27         #10;
28
29         // Test 3: Bitwise AND
30         A = 8'b10101010; B = 8'b11001100; Opcode = 4'b0010;
31         #10;
32
33         // Test 4: Logical shift left
34         A = 8'b00001111; Opcode = 4'b0110;
35         #10;
36
37         // Test 5: Comparison (A < B)
38         A = 8'd5; B = 8'd10; Opcode = 4'b1000;
39         #10;
40
41         $stop; // Stop simulation
42     end
43
44 endmodule
  
```

## OUTPUT



### Explanation

- **ALU Module:** Implements the functionality described in the image, using a `case` statement to handle operations based on the `Opcode`.
- **Flags:** Carry, Zero, Overflow, and Negative are computed as needed for arithmetic and logic operations.
- **Testbench:** Simulates a few representative cases, including addition, subtraction, logic operations, and comparisons, with delays (`#10`) for observation.







```

36      4'b0011: begin // SUB: Accumulator -= Register[Operand]
37          Accumulator <= Accumulator - RegisterFile[Operand];
38          Zero <= (Accumulator == 0);
39          Negative <= Accumulator[7];
40      end
41      4'b0100: begin // AND: Accumulator &= Register[Operand]
42          Accumulator <= Accumulator & RegisterFile[Operand];
43          Zero <= (Accumulator == 0);
44          Negative <= Accumulator[7];
45      end
46      4'b0101: begin // OR: Accumulator |= Register[Operand]
47          Accumulator <= Accumulator | RegisterFile[Operand];
48          Zero <= (Accumulator == 0);
49          Negative <= Accumulator[7];
50      end
51      4'b0110: begin // JUMP: ProgramCounter <= Operand
52          ProgramCounter <= Operand;
53      end
54      4'b0111: begin // JUMP IF ZERO: if (Zero) ProgramCounter <= Operand
55          if (Zero) ProgramCounter <= Operand;
56      end
57      4'b1000: begin // JUMP IF NEGATIVE: if (Negative) ProgramCounter <= Operand
58          if (Negative) ProgramCounter <= Operand;
59      end
60      default: begin
61          // NOP or undefined instructions
62          Accumulator <= Accumulator;
63      end
64  endcase
65
66      // Increment Program Counter
67      ProgramCounter <= ProgramCounter + 1;
68  end
69 end
70 endmodule

```

## OUTPUT



## TESTBENCH CODE

```

C:/intelFPGA/18.1/AMRUTA/8BITCPU_TB.V - Default
Ln#
1  module SimpleCPU_tb;
2
3      reg clk, reset;
4      reg [7:0] instruction;
5      wire [7:0] Accumulator, Address;
6      wire Zero, Negative;
7
8      // Instantiate the SimpleCPU
9      SimpleCPU uut (
10         .clk(clk),
11         .reset(reset),
12         .instruction(instruction),
13         .Accumulator(Accumulator),
14         .Address(Address),
15         .Zero(Zero),
16         .Negative(Negative)
17     );
18
19     // Clock generation
20     always #5 clk = ~clk;
21
22     initial begin
23         // Initialize inputs
24         clk = 0;
25         reset = 1;
26         instruction = 8'b00000000; // NOP
27
28         // Apply reset
29         #10 reset = 0;
30
31         // Test 1: LOAD R1 into Accumulator
32         #10 instruction = 8'b00000001; // LOAD R1 (register 1)
33
34         // Test 2: ADD R2 to Accumulator
35         #10 instruction = 8'b00100010; // ADD R2 (register 2)
36
37         // Test 3: STORE Accumulator into R3
38         #10 instruction = 8'b00010011; // STORE R3 (register 3)
39
40         // Test 4: JUMP to Address 5
41         #10 instruction = 8'b01100101; // JUMP to address 5
42
43         // Test 5: SUB R4 from Accumulator
44         #10 instruction = 8'b00110100; // SUB R4 (register 4)
45
46         // Stop the simulation
47         #50 $stop;
48     end
49 endmodule
50

```

## Overview

This module represents a simple 8-bit CPU with:

- **Inputs:**
  - `clk` : The clock signal, which synchronizes operations.
  - `reset` : Resets the CPU to its initial state.
  - `instruction` : An 8-bit instruction consisting of a 4-bit **Opcode** and a 4-bit **Operand**.
- **Outputs:**
  - `Accumulator` : An 8-bit register used to hold the result of computations.
  - `Address` : An 8-bit address register (could be used for memory operations).
  - `Zero` and `Negative` flags: Indicate if the result is zero or negative, respectively.

## Flags

- **Zero ( `Zero` ):**
    - Indicates whether the `Accumulator` value is zero.
  - **Negative ( `Negative` ):**
    - Indicates the sign of the `Accumulator` value (1 for negative, 0 for non-negative).
- 

## Flow of Execution

1. On reset:
  - All components are initialized.
  - Execution starts at address 0.
2. On every clock cycle:
  - The `Opcode` is decoded.
  - The corresponding operation is performed using the `Operand` as needed.
  - The `ProgramCounter` is incremented (or updated by a jump instruction).

## Applications

- This simple CPU can execute a basic set of operations (arithmetic, logic, load/store, branching).
- It can be extended to include more instructions or features, such as interrupts, memory-mapped I/O, or pipelining.

## 16. Interfacing of CPU and Memory

### Understanding CPU-Memory Interfacing

The CPU and memory communicate via a common interface. The CPU uses this interface to:

1. **Read Data:** Fetch data stored at a specific memory address.
2. **Write Data:** Store data at a specific memory address.

A typical CPU-memory interface involves:

- **Address Bus:** Specifies the memory location (address) being accessed.
- **Data Bus:** Transfers the data between CPU and memory.
- **Control Signals:**
  - **Read Enable ( `read_en` ):** Indicates a read operation.
  - **Write Enable ( `write_en` ):** Indicates a write operation.
  - **Clock ( `clk` ):** Synchronizes the operations.
  - **Reset ( `rst` ):** Resets the memory or interface logic.

The memory in our case is modeled as a small, simple block of RAM where:

- The **Address Bus** is 8 bits wide, allowing access to 256 locations.
- Each memory location stores 8-bit data.

## Step-by-Step Code Explanation

### 1. CPU-Memory Interface Module

This module defines the core logic for interfacing:

- **Inputs:**
  - `clk` : Synchronizes operations.
  - `rst` : Initializes memory to a default state (all zeros).
  - `read_en` : Signals a read operation.
  - `write_en` : Signals a write operation.
  - `address` : Specifies the memory location to access.
  - `data_in` : Input data to write into memory.
- **Output:**
  - `data_out` : Data fetched from memory during a read operation.

### What Happens During Simulation?

#### 1. Reset Phase:

- The memory is initialized to all zeros.

#### 2. Write Operations:


- Data is written to specific addresses. For example:
  - At time `10` : `0xAA` is written to address `10` .
  - At time `20` : `0x55` is written to address `20` .

#### 3. Read Operations:

- Data is read from the same addresses to verify correctness:
  - At address `10` , the value `0xAA` is fetched.
  - At address `20` , the value `0x55` is fetched.



## CPU MAIN FUNCTION CODE




```

1  module CPU (
2      input wire clk,
3      input wire reset,
4      output reg [15:0] address,
5      output reg read,
6      output reg write,
7      output reg [7:0] data_out,
8      input wire [7:0] data_in
9  );
10
11      always @(posedge clk or posedge reset) begin
12          if (reset) begin
13              address <= 16'h0000;
14              read <= 0;
15              write <= 0;
16              data_out <= 8'h00;
17          end else begin
18              // Example behavior
19              address <= address + 1; // Increment address
20              read <= 1;
21              write <= 0; // Read-only for simplicity
22              data_out <= 8'hAA; // Placeholder data for write
23          end
24      end
25  endmodule

```

## MEMORY MODULE CODE




```

1  module Memory (
2      input wire clk,
3      input wire [15:0] address,
4      input wire read,
5      input wire write,
6      input wire [7:0] data_in,
7      output reg [7:0] data_out
8  );
9
10     reg [7:0] mem [0:65535]; // 64KB memory
11
12     always @(posedge clk) begin
13         if (write)
14             mem[address] <= data_in; // Write data to memory
15         if (read)
16             data_out <= mem[address]; // Read data from memory
17     end
18 endmodule

```

# OUTPUT



## TESTBENCHCODE

```

C:/intelFPGA/18.1/AMRUTA/CPUMEMINTTB.v - Default
Ln#
1  module CPU_Memory_Testbench;
2      reg clk;
3      reg reset;
4      wire [15:0] address;
5      wire read, write;
6      wire [7:0] data_in, data_out;
7
8      // Instantiate CPU and Memory
9      CPU cpu_inst (
10         .clk(clk),
11         .reset(reset),
12         .address(address),
13         .read(read),
14         .write(write),
15         .data_out(data_out),
16         .data_in(data_in)
17     );
18
19     Memory mem_inst (
20         .clk(clk),
21         .address(address),
22         .read(read),
23         .write(write),
24         .data_in(data_out),
25         .data_out(data_in)
26     );
27

```

```
27
28 // Clock generation
29 always #5 clk = ~clk; // 10ns clock period
30
31 initial begin
32     // Initialize signals
33     clk = 0;
34     reset = 1;
35
36     // Reset sequence
37     #10 reset = 0;
38
39     // Run simulation for a specific duration
40     #200 $finish;
41 end
42
43 initial begin
44     $monitor("Time=%0t | Address=%h | Read=%b | Write=%b | DataIn=%h | DataOut=%h",
45             $time, address, read, write, data_in, data_out);
46 end
47 endmodule
48
```