

#### Shri Shankaracharya Institute of Professional Management & Technology, Raipur

#### February-2022- Class Test-2

Date:	/2	<del>.</del> /20	22											
Student Na	ame:	V	ΟN	/ISA	d N	AG	ESH	WAF	R SH	ARM.	Α	•••••	••••	
Roll No.:	3	0	3	3	(	0	2	2	2	C	) (	)	2	0
		_												
Enrollmen	t No.	:	В		J		4	5	9	9				
Course: <sup>l</sup> Branch:														
Subject N	ame:	Di	gita	l Ele	ectro	oni	CS	*****	•••••		•••••	*******	••	
Subject Co	ode:	В	0	2	2	3	1	4	(	0	2	2	)	
Mobile No Email id:. Signature.		om.	sha	rma	@s	sip	mt.c	om	******		•••••		•••	


# PART-I

01/

As => Race around condition: In level triggering triggered J. K. flip-flop when (J=K=1) both the inputs are 1, and without changing are 1, and without the input over 1, and without the input gets changed (toggeted) if output gets changed (toggeted) then this is called race then this is called race


In J.K. flip-flop, The output is feedback to the input, and therefore change in the output results change in the iput input, if the inputs J=K=1. Assume S=0 when a clock pulse with a width to as shown in below a width to as shown in below is applied, output will change from 0 to 1 after the time interval  $\Delta t$ .

Part No> 1



Input and Output wave form for master-slave flip-flop: The output state of the master flip-flop is determined by the J and K ifer input at the positive clock pulse. The output state of the master is then transfered as an input to the slave flip-flop. The sad slave flip-flop uses this input at the negative clock pulse to determine output state.

Pg. No. > 2



Truth table for Master output:

1	Clock Pulse	J	K	Master Output
10	1_	1	.0	1 (Set)
ŀ	3	٥	1	O (reset)
	5	0	0	0 (NC)
			•	

Rg. No.→3

Truth table for slave output:

Clock Pulse	Master Output	Slave output
2	1 (set)	1 (Set)
4	0 (reset)	O (reset)
6	o(NC)	O(NC
		+





fig: Input and output waveforms for clocked JK flip-flop.


The race around condition can be climinated when to < st.

Pg. No. → 4




The value of to can be reduced by using a pulse generator to produce less pulse width waveform, but it is difficult to get such type of circuit.

The value of  $\Delta t$  can be increased by using the lumped delay lines in series with the feedback connection, with the feedback connection,



<u>Q3</u>>

Two Input TTL NAND gate with totem-Pole output:



Truth Table for 2-input NAND gate:

Input		Tran	sister	output		
A 0 0 1 1	B 0 1 0	Osz Cutoff Cutoff Cutoff Saturation	Os4 cutoff cutoff cutoff saturation	Y 1 1 0		

Pg. No. > 6

#### Circuit Operation:

- 1.) The output is taken from the collector of transistor Q4. Each emitter of Q1 acts like a diode. Therefore, transistor Q3, and the 4 K sz resistor act like a 2-ip input AND gate and the rest of the circuit inverts the Signal. Hence, the overall circuit acts like a 2-ip input NAND gate.
- 2) when either or all inputs (A and B) are at 0 V (logic 0), the corresponding emitter -base junction of Os becomes forward-biased. The value of RB is selected so as to ensure that Os, is turned ON. However, the value of current Is. flowing throught the base of Os are cutoff so that the output voltage is at Vcc (logic 1).

3. If all the inputs are high (logici), the emitter-base junction of Oi, is reverse-biased so that it has no base current. Hence, Q, is off. However, its collector-base junction is forward-biased supplying base current IB, to Q1. The current IB: will be sufficiently large to saturate Oz. As a result, transistor O. is turned ON and the drop across R2 is sufficient to forward bias the base-emitter junction of O4, therefore turning On ON. Hence, the output at its collector is low (logic 0). The function of diode D is is to prevent both Os and Os4 from being ON simultaneously.

4.) In the absence of diode D, the transistor Os will conduct slightly when the output is LOW. In order to prevent this, the diode is connected between the emitter of O3 and the collector of O34. The voltage drop across the diode keeps the borse - emitter junction of 03 reverse-biased. In this way, transistor Os, only conducts when the output is Low, which confirms the conditions for NAND operation.

5.) Transi B; and B4 form a Totem-pole transistors are used because they produce a low output they produce a low output acts as an impedence. Either B1, acts as an emitter follower (Hight output), or emitter follower (low output).

B is saturated (low output).

### Part -IL

Ay⇒> CMOS → The term CMOS stands for complementory metal oxide Seniconductor. This is the one of the most popular technology in the computer di chip used to form integrated circuits in numerous and varied.

## CMOS NAND frate:

A 2-input cmos NAND gate consists of two series NMOS. transistors between Y and Ground and two parallel PMOs transistor between Y and VDD.


-> If either to input A or B is logico, atleast one of the NMOS transistors will be off, bread breaking the path from y to ground.

Pg. NO. → 10

But atleast one of the PMOs transistor is ON, creating a path from Y to VDD.

Foo input Truth Table:

	No. of the contract of the con	
I VA	Vg	Vout
Low	Low	High
Low	High	High
Hìgh	Low	High .
High	High	LOW



Pg. No. -> 11

## Case-1 VA-LOW & VB = LOW

As Va and VB both are low, both the pmos will be ON and both the n MOS will be OFF. So the output vont will get two paths through two on pMOS to get connected with Vad. The output will be charged to the Vdd level. The output line will not get any path to the GIND as both the n Mos are off. So, there is no path through which the output line can discharge. The output line will maintain the voltage level at Vad so high.

### Case - 2: VA - LOW & VB - high

Vn - Low: pMOSI - ON; nMOSI - OFF VB = high: pMOS2 - OFF; nMOS2 - ON

pMOS1 and pMOS2 are in parallel. Through pMOS is off, still the output line will get a path through pMOS1 line will get a path through pMOS1 to get connected with Vdd. nMOS1 and nMOS2 are in series. As nMOS1 and nMOS2 are in series. As nMOS1 is OFF, So Vout will not be able to find a path to GIND to get to find a path to GIND to get discharged. This is turn results discharged. This is turn results the Vout to be maintained at the Vout to be maintained at the level of Vdd. So High.

# case-3: VA - High & VB - LOW

VA - High: pMOSI - Off; nMOSI - ON

VB - LOW: pMOS2 - ON; nMOS2 - OFF

The explanation is similar as cas2 Vout level will be High.

Case-4: Va - High & VB - High

VA - High: pMOSI - OFF; nMOSI - ON

NB - High: pMOS2 - OFF; n MOS2-ON

Pg.No. → 13


Part - II

Answer = 3

when counter is clocked such that each plip - flop in the counter is touggered at the same time. The counter is called as Synchronous counter.

Below figure strows to two stage synchronous counter

HIGH



Here clock signal is connected in parallel to clock inputs of both the flip flops.

But QA output of first stage is used to above the I and to inputs of the second stage.

Operation of the circuit

Thitially we assume that the QA = QB = 0

when positive edge of first clock pulse is applied, flip-flop A will toggle because TA = kA = 1. whereas flip-flop B output will remain zero because TB = T kB = 0


QB	QA
0	0
0	1
1	0
1	1

(b) state sequence.


fig. Pining diagram (a) and state

sequence (b) por 2-bit synchromows

counter.



Pg.No.→17



Pg. No.→20