

Shri Shankaracharya Institute of Professional Management & Technology, Raipur

August -2022- Class Test-2

Date: 03/08	3/20)22									
Student Name	V.	. Or	کہ	o.i	No	ges	hwa	٨ه	harr	na	
Roll No.: 3	0	3	3	٥	2	2	2	0	0	2	0
Enrollment No).:	8	J	-	4	5	9	9			
Course: B.T.					Sem	ester:	4	th			
Branch:	E			******	*****					••••	
Subject Name:		<u>; s,</u>	4			••••••		•••••	*****		
Subject Code:	0		2 2	1.		2			2	0	<u> </u>
Mobile No.:							(0	2	2 -	
Email id:NA	ges	hw.o	nasl	han	ma (્રેક્ટ	pmt.	con	 n	 	
Signature		<u></u>									

O A

Ans

The memory hierarchy design in a computer system mainly includes different storage devices. Most of were inbuilt with the computers extra storage to run more powerfully beyond the main memory capacity. The following memory hierarchy diagram is a hierarchial pyramid for computer memory. The designing of the memory hierarchy is divided into two types such as primary (o internal) memory and Secondary (External) memory.

Increasing order of Access Time Ration

Memory

Cache

Memory

Main Memory

Magnetic Discs

Magnetic Tapes

Magnetic Tapes

Primary Memory:

The primary memory is also known as internal memory, and this is accessible by the processor straightly. This memory includes main, cache, as well as CPU registers.

Secondary Memory:

The secondary memory is also known as external memory, and this is accessible by the processor through an input/output module. This memory includes an optical disk, magnetic disk, and magnetic take.

Registers:

Usually, the register is a static RAM or SRAM in the processor of the computer which is used for holding the data word which is typically 64 or 128 bits. The program counter register is the most important as well as found in all the processors.

Pg. No. ->2

Caches Memory:

It can also be found in the processor, however rarely it may be another IC (integrated circuit) which is seperated into levels. The cache holds the chunks of data which are frequently used from main memory, when the processor has a sig single core then it will have two (or) more cache levels rarely.

Main Memory:

The main memory in the computer is nothing best, the memory unit in the CPU that communicates directly.

Magnetic Disks:

The magnetic disks in the computer are circular plates fabricated of po plastic otherwise meths metal by magnetized material. Frequently, two magnetized material. Frequently as well as faces of the disk are utilized as well as faces of the disk are utilized on one many disks may be stacked on one spindle by read or write heads obtainable on every plane.

Pg. No.

3

Magnetic Tape:


This tape is a normal magnetic recording which is designed with a slender magnetizable covering on an extended, plastic film of the thin strip. This is mainly used to backup huge data. Whenever the computer requires to access a strip, first it will mount to access the data.

Advantages of Memory Hierarchy:

The need for a memory hierarchy includes the following.

- 1) Mennony distributing is simple and economical.
- 2 Removes external destruction.
- 3 Data con be spread all over
- 1 Permit demand paging & pre-paging.
- 5) swapping will be note profficient.

Pg. No. ->4



Pg.No->5

Segment 1:

The instruction fetch segment can be implemented using first in, first out (FIFO) buffer.

degment 2:

The instruction fetched from memory is decoded in the second segment, and eventually, the effective address is calculated in a seperated arithmetic circuit.

segment 3!

An openand from memory is fetched in the third segment.

Segment 4:

The instructions are finally executed in the third segment of the pipeline orgnaization.

Timming Diagram for instruction pipeline operation:

Instruction 1

FI DI CO FO EI WO

Instruction 3

Instruction 4

Instruction 5

Instruction 5

Pg. No. -> 7


QC>

Priority Interrupt: A priority interrupt is a system which decides the priority at which various, derices, which generates the interrupt signal at the same time, will be serviced by the CPU. The system has authority to decide which conditions are allowed to interrupt the CPU, while some other interrupt is being serviced. Generally, div devices with high speed transfer such as magnetic disks are given high priority and Loto slow devices such as keyboard are given low priority.

Daisy Chaining Priority:

This way of deciding the interrupt priority consists of several connection of all the devices which generates an interrupt signal. The device with the highest priority is placed at the first position followed by lower priority devices and the device which has lowest priority device which has lowest priority among all is placed at the last in the chain.

In daisy chaining system all the devices are connected in a serial form. The interrupt line request is common to all devices. If any device has interrupt signal in low level state then interrupt line goes to low level state and, enables the interrupt input in the CPU.






Par Parallel computing is a computing where the jobs are broken into discrete parts that can be executed concurrently. Parallel systems deal with the simultaneously on different cpu's. Parallel systems are more difficult to program than computers with a single processor.


Flynn's classification -

1.) Single-instruction, single-data
(SISD) systems
An SISD computing system is a guniprocessor machine which is capable of executing a single instruction, operating on a single data stream.




2.) Single-instruction, multiple-data (SIMD) systems-

An SIMD system is a multiprocessor machine capable of executing the same instruction on all the CPUs but operating on different data



3) Multiple - instruction, single-data (MISD) systems -

An MISD compouting system is a multiprocessor machine capable of executing different instructions on different PEs but all of them operating on the same dataset.



4.) Multiple-instruction, multiple-data
(MIMD) systemsAn MIMD system is a multiprocess
machine which is capable of
machine which is instructions on
executing multiple instructions on
multiple data sets.

MIMD Pool

Processor

Processor

Processor

Processor

Processor

Processor

Processor

QBE) Ans

DMA controller is a hardware device that allows I/O devices to directly access memory with less participation of the processor. DMA controller needs the same old circuits of an interface to communicate with the CPU and Input/output with the CPU and Input/output devices.

- -> Hold hold signal
- -> HLDA- hold acknowledgment.
- -> DREQ- DMA request.
- -> DACK- DMA acknowleggedgment.

- suppose a foll floppy drive that is connected at input output port warks to transfer data to memory, the following steps are performed:
- -> Step 1: First of all the floppy drive will send a DMA request (DREB) to the DMAC, it means the floppy drive wants its DMA service.
- -> step-2: Now the DMAC will send a HOLD signal to the CPU.
- → step-3: After accepting the DMA

 Service request from the DMAC,

 the CPU will send hold

 acknowledgment (HLDA) to the

 microprocessor has released

 control of the address bus the

 data bus to DMAC and the

 microprocessor/computer is by passed


 during DMA service.

step-4) Now the DMAC will send one acknowledgment (DACL) to the floppy drive which is connected at the input-output port. It means the DMAC tells the floppy drive be ready for its DMA service.

Step-5> Now with the help of input-output read and menory write signal the data is transferred write signal the data is transferred from the floppy drive to the memory.

Modes of DMAC:


1.) single Mode: In this only one channel is used, means only a single DMAC is connected to the bus system.



fg. No:>17

2.) Cascade Mode!

In this multiple channels are used, we can further caseade more number of DMACs.



Pg. No .-> 19