

# CHHATTISGARH SWAMI VIVEKANAND TECHNICAL UNIVERSITY, BHILAI

## For Practical Examination Only

Session: Nov-Dec 2021 Examination

Name of Examination: B.tech, Regular Semester: 3rd Date: 06./04/2022

Subject Code: B022322(022) Subject Name: DELD Laboratory

Name of Student: V Om Sai Nageshwar Sharma


Roll No. of Student: 303302220020 Enroll No: BJ4599

Name of the Institution:SSIPMT, Raipur Institute Code: 033

Name of Experiment Allotted: Q) To realize full subtractor by using basic gates and NAND gates  
( construction of full subtractor)



Signature of Student



**INSTRUCTION FOR WRITTEN EXAMINATION**

- [illegible]

Aim: To realise full subtractor by using basic gates and NAND gates.

Apparatus: Patch cords, IC trainer kit,  
Required IC 1408, IC 1486.

Theory: It is a 3-bit arithmetic subtractor. Subtracting two single bit binary values B, C in form of a single bit value, A, produces a difference bit, D, and a borrow out, B, bit, this is called full subtractor. The boolean function describing the full subtractor are -

$$D = A \oplus B \oplus C$$

$$B = \bar{A}B + \bar{A}C + BC$$

## Procedure :

- (i) Switch on the power supply.
- (ii) Check the components for their working.
- (iii) Insert the appropriate IC into the IC base.
- (iv) Make connection as per the circuit diagram.
- (v) Verify the truth table & observe the output.

## Observation :

INPUT			OUTPUT	
A	B	C	D	Br
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



