## CHHATTISGARH SWAMI VIVEKANAND TECHNICAL UNIVERSITY, BHILAI

## For Practical Examination Only

Session: Nov-Dec 2021 Examination

Name of Examination: B.tech, Regular	Semester: 3rd Date: .06./.04/2022
Subject Code: B022322(022)Subject Na	me: DELD Laboratory
Name of Student: V Om Sai Nageshwar Sharma	
Roll No. of Student:303302220020	Enroll No: _BJ4599
Name of the Institution: SSIPMT, Raipur	
Name of Experiment Allotted: Q) To realize full su ( construction of ful	btractor by using basic gates and NAND gates ll substractor)

Signature of Student



Aim: To realise full subtractor by using basic gates and NAND gates.

Apparatus: Patch cords, IC trainer kit, Required IC 1408, IC 1486.

Theory: It is a 3-bit arithmatic substractor. Substracting two single bit binary values B, C in form of a single bit value, A, produces a difference but, D, and a borrow out, B, bit, this is called full substractor. The boolean function describing the full substractor are-

 $D = A \oplus B \oplus C$   $B = \overline{A}B + \overline{A}C + BC$ 


## Procedure:

- (i) Switch on the power supply. (ii) check the components for their
- (ii) check the components for their working.
- (ii) Insert the appropriate IC into the IC base.
- (iv) Make connection as per the circuit diagnose diagram.
- (v) Verify the truth table & observe the output.

## Observation:

INPUT		OUTPUT			
_ A	В	, c		D	Br
0	0	0		0	. 0
0	0			1	1
0	1	0		1	1
0	ı	- L		0	1
<b>6</b>	0	O		1	, 0
1	0	1		0	0
I	t	0		O	0
, 1	1	1	٧.	1	1

Pa No.→ 2



Circuit Diagram

Pg. No. -> 4

Pg. No. -> 7

