


Simulation (Switch level code):-

① CMOS inverter:-

Verilog code:-


```
module inv(vin,vout);
    input vin;
    output vout;
    supply 0 gnd;
    supply 1 pwr;
    Pmos pi(vout,pwr,vin);
    Nmos ni(vout,gnd,vin);
endmodule
```

OIP:-



Test Bench:-

```
module inv_tst;
    wire vout;
    Reg vin;
    inv ii(vin,vout);
    initial begin
        vin=1'b0; #10;
        vin=1'b1; #10;
    end
endmodule
```




NOR gate:
verilog code
'time scale
module NO
output VO
input VIN
supply + P
supply 0 G
wide CON
pmos P1
pmos P2
nmos N1
nmos N2
end modu
OPI:

② NAND gate:-

Verilog code:-


```
'time scale ins/ins
module nand (vini,vin2,vout);
    input vini,vin2;
    output vout;
    supply 0 gnd;
    supply 1 pwr;
    wide Contact
    Pmos p1(vout,pwr,vini);
    Pmos p2(vout,pwr,vin2);
    Nmos n1(vout,Contact,vini);
    Nmos n2(vout,gnd,vin2);
end module
```

OIP:-



Test Bench:-

```
'time scale ins/ins
module nandgate - test;
    Reg vini,vin2;
    wire vout;
    nandgate n1(vout,vini,vin2);
    initial begin
        vini=1'b0;vin2=1'b0;#10;
        vini=1'b0;vin2=1'b1;#10;
        vin2=1'b1;vin2=1'b0;#10;
        vin2=1'b1;vin2=1'b1;#10;
    end
endmodule
```



XOR gate:
verilog code
'time scale
module XO
input VIN
output VO
Supply + P
Supply 0 G
wide CON
Pmos P1
Pmos P2
Pmos P3
Pmos P4
Nmos N1
Nmos N2
Nmos N3
Nmos N4
end modu

① Inverter:

```
module inv(A, Y);
    input A;
    output Y;
    assign Y = ~A;
end module
```


Set - input - delay - max 0.8 [get - posls "A"]
 Set - output - delay - max 0.8 [get - posls "Y"]



② NAND:

```
module NAND(A, B, Y);
    input A, B;
    output Y;
    assign Y = ~A & B;
end module
```


Set - input - delay - max 0.8 [get - posls "A"]
 Set - input - delay - max 0.8 [get - posls "B"]
 Set - output - delay - max 0.8 [get - posls "Y"]



③ NOR:

```
module NOR(A, B, Y);
    input A, B;
    output Y;
    assign Y = ~A | B;
end module
```

Set - input - delay - max 0.8 [get - posls "A"]
 Set - input - delay - max 0.8 [get - posls "B"]
 Set - output - delay - max 0.8 [get - posls "Y"]




④ D flip flop:

Verilog code:

```
module dff(d, CLK, q);
    input wire d, CLK;
    output wire q;
    always @ (posedge CLK)
        begin
            q <= d;
        end
endmodule
```


Constraints:

Set - input - delay - max 0.8 [get - posls "d"]
 Set - input - delay - max 0.8 [get - posls "CLK"]
 Set - output - delay - max 0.8 [get - posls "q"]



test bench:

```
module dff_tst;
    reg CLK, d;
    wire q;
    dff d1(q, d, CLK);
    initial begin
        CLK = 1;
        d = 1'b0;
        #10 CLK = ~CLK;
        d = 1'b1;
        #10 $finish(Rst, CLK, D, Q, Q_b);
    end
endmodule
```



4-bit pos

Verilog code:

```
module parallel;
    input [3:0] x;
    output [3:0] y;
    assign y = x;
end module
```

fulladd stage

fulladd stage

fulladd stage

fulladd stage

end module

module fulla;

input a, b, c_i;

output s, c_o;

assign s =

assign c_o =

end module

Constraint:

Set - input

Set - input

Set - input

Set - output

Set - output

4-bit Parallel adder:-

Veeilog Code:-

```
module parallel-adder [x,y,c-in,sum,c-out];
    input [3:0] x,y;
    input c-in;
    output [3:0] sum;
    output c-out;
    wire c1,c2,c3;
```

```
fulladd stage 0(x[0],y[0],cin,sum[0],c1);
fulladd stage 1(x[1],y[1],c1,sum[1],c2);
fulladd stage 2(x[2],y[2],c2,sum[2],c3);
fulladd stage 3(x[3],y[3],c3,sum[3],cout);
```

end module

```
module fulladd (a,b,cin,s,cout);
```

input a,b,cin;

output s,cout;

assign s = a ^ b ^ cin;

assign cout = (a & b) | (b & cin) | (a & cin);

end module

Constraint:-



set - input - delay - max 0.8 [get - ports "x"]

set - input - delay - max 0.8 [get - ports "y"]

set - input - delay - max 0.8 [get - ports "cin"]

set - output - delay - max 0.8 [get - ports "sum"]

set - output - delay - max 0.8 [get - ports "c.out"]



14

Testbench:-

module parallel-adder_tb;

reg [3:0] x,y;

reg cin;

wire sum;

wire cout;

parallel-adder DUT(x,y,cin,sum,cout);

initial begin

x=4'b0000; y=4'b0101; cin=1b0;

#10;

x=4'b1010; y=4'b1101; #40;

end

endmodule


T-flip-flop:-

Veilog code:-

```
module tff_m (t,clk,q);
    input wire t,clk;
    output q;
    always @ (posedge clk)
        begin
            q = ~t;
        end
endmodule
```

Constraints:-

Set - input - delay - max 0.8 [get_posts "t"]
 Set - input - delay - max 0.8 [get_posts "clk"]
 Set - output - delay - max 0.8 [get_posts "q"]



4-bit Synchronous Counter:-

Veilog code:-

```
module Counter (clk,reset,Count);
    input wire clk,reset;
    output reg [3:0] Count;
    always @ (posedge clk)
        if (reset)
            Count <= 4'b0000;
        else
            Count <= Count + 4'b0001;
endmodule
```

Test bench:-

```
module tff-test;
    reg clk,t;
    wire q;
    tff t1 (clk,t,q);
    initial begin
        t=1'b0; #10;
        t=1'b1; #10;
        $finish;
    end
endmodule
```

set - clk - to
 set - clk - test
 set - clk - user
 set - input -

set - output

Simulation:-

(instead of vis)
 = nclaunch
 multiple s
 Create cds.
 => Don't i
 => OK →
 = A NC
 nc la
 => untitle
 = nc la

Maximize

= inv.N
 = inv.tk

= it s
 => click
 => now

ser
 et
 go

Testbench:-

```
module Counter-test;
    reg clk,reset;
    wire [3:0] Count;
    initial
        CLK=1'b0;
    always #5 clk=N CLK;
    S-count.item : (clk,reset,Count);
    initial begin
        reset = 1'b0;
        #15 reset = 1'b1;
        #15 reset = 1'b0;
        $finish;
    end
endmodule
```

set - clk - transition - rise 0.1 [get - ports - "clk"]
 set - clk - transition - falls 0.1 [get - ports - "clk"]
 Set - CLK - Uncertainty - 1.0 [get - ports - "clk"]
 Set - input - delay - max 1.0 [get - ports - "reset"]
 clock [get - clock "clk"]
 Set - output - delay - max 1.0 [get - ports - "Count"]
 clock [get - clock "clk"]

Simulation:-

(instead of vivado)

- = nclaunch - new.
- multiple step

Create cds.lib file → file name cds.lib (default) Save

- Don't include any libraries (vivado design).

= OK → OK

- = A nc launch dialogue box appears now give
nc launch & gedit

=) Untitled doc → type code → Save it

=) nc launch & gedit → type testben → Save

Maximize nc launch.

= inv.v → Tools (2) option check else block

= inv.tb → Tools (2) Compile check else if else go
down gedit inner

= It shows nclaunch &


= Click inv-test, Elaborate (3) option again in vivado
(3) Elaborate.

= Now click Snapshots of inv-test → Launch

Simulation (4) option

Send to waveform window

= graph - view



Experiment - 10.

Draw the layout and perform physical verification using DRC, ERC and LVS. Extract RC and back-annotate the same and Verify the design

Aim: To draw the layout of CMOS Inverter and perform physical verification

Procedure:

- * Create New folder
 - ↳ Open in terminal - type csh
- * Enter & type - cd home / install / cshrc
- * Cadence Environment - Virtuoso &
- * Draw schematic
- * Launch
 - ↳ Layout XL
 - ↳ Create new - Automatic
- * New file }
 - Type } No change
- * Two windows will open
 - ↳ Select Connectivity
 - ↳ Generate → All from source
- * Instance ✓
 - ↳ pin ✓ } no change. → ok.
 - ↳ PR boundary ✓
- * Shape
 - ↳ Rectangle - ok
- * Shift F
 - right click on pmos & nmos one by one

- Press q
* Select parameter
* Body type - se Integrated - ok
* Select nwell
 Press R → Rectangle (cover pmos)
* Select place
 ↳ pin placement
 Pin placement window will open → select Vdd
* Create → Select schematic,
 ↳ select tRail (power Rail)
 Vdd Rail will be created.
* Repeat for nmos → select Vss
 Press p
* In metal & metal case connection,
 Right click → Via down to → polysilicon
* Select Assura
 ↳ technology file
 filter → press ...
 home / install / foundry / analog / usnm / assura
 - tech.lib.
press ok
Select assura
 ↳ Run DRC (Design rule check)
* Give run name - any name.
* Select Technology - gpdk045 - av - apply ok
Select Assura
 ↳ Run LVS.
Give run name - (any name)
Apply ok
Violation report will be displayed