



The 8259. programmable Interrupt Controller is specially clesigned to work with Intel microprocessor 8080, 8085 etcl In-Service Register (ISR). The inservice register keeps track of which interrupt inputs are currently being serviced. For each input that is currently bling serviced the corresponding bit of in-service register (ISR) will be set. In 8259, during the service of an interrupt request, if another higher priority interrupt becomes active, it will be acknowledged and the control will be transferred from lower priority interrupt service subreutin (ISS) to higher priority ISS.

Interrupt Mask Register (IMR): IMR is used to disable (Mask). or enable. (Unmask) individual interrupt request inputs. This is also an 8-bit register. Each bit in this register corresponds to the interrupt input with the same number. The IMR operates operates on IRR. Masking of higher priority input will not affect the interrupt request lines of lower priority. To unmask; corresponding bit is set to 0.

(18EJICS177) Vaibhar Saran Interrupt Request Register (IRR): It stores all the interrupt inputs that are requesting Service. It is an 8-bit register- 1 bit for each interrupt request. It keeps track of which interrupt inputers unmasked for Service. If an interrupt input is unmasked and has an interrupt signal on it, then the corresponding bit in the IRR will be set. It's content can be read to know lere status of pending interrupts. Periority Resoluer (PR): This determines the priorities of interrupts Set in the IRR. It takes the informat from IRR, IMR and ISR to determine whether the new interrupt request is having highest priority or not. If the new interrupt request is having the highest priority, it is selected & processed. The corresponding bit of ISR. will be set during interrupt acknowledge machine cycle. Buffer control logic read/write a wentral logic CASI Comparator TMR SP/EN-








It includes 5. signals, i.e. RD, WR, (5 and the address lines As LA).

In the peripheral I/O mode, the RD & WR signals are connected to IOR and IOW, respectively. In the memory mapped I/O mode, these are connected to MEMR & MEMW. The control word register & counters are selected according to signals on lines Aod A.

A	40	Result
0	0	Counter O
0	1	counter)
1	0	counter?
1)	Control Word Register
×	×	No Selection.







Recieur Transmitter) for serial data communication.

The Control Words are of two types:

Node Instruction: It is used for setting the fund of the 8251. Mode Instruction will be in "wait for write" at either internal reset or external reset. That is, the writing of a control word after resetting will be recognized as a "mode instruction".

Nounmand: It is used for setting the operation of the 8251. It is possible to write a command whenever recessary after writing a mode instruction and sync characters.

Status Word: To see the internal status of 8251, status. mords are used by reading the a status word it is possible to see internal status. It some of the status words are

DSR SYNDER FE OE PE TEXEMPTRICADY (bit configuration)

SYNDET /BD