


JIET GROUP OF INSTITUTIONS



Student Name Vaibhav Saran Roll No.

Experiment No. Date


Q1 Implement the following expression
(a) $Y = A \bar{B} C$ using 2 input NAND gate only.




(b) $Y = \sum m(0, 2, 3, 6, 8, 9, 12, 14)$
using multiplexer.

Here we use B, C, D as input lines and A as output.

	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
A	(0)	1	(2)	(3)	4	5	(6)	7
A	(8)	(9)	10	11	(12)	13	(14)	15
	1	A	A	A	A	0	1	0




(C.) $Y = \sum m(2, 3, 9, 11)$ using 4 to 16 decoder.



Ques 2 Design a logic circuit that receives a four bit binary in ABCD and gives an output Y. When ever the number is divisible by 4 & 5. Realize it using 8:1 mux.

Solⁿ $Y = \sum m(0, 4, 5, 8, 10, 12, 15)$
Taking BCD as supply line

	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
\bar{A}	(0)	1	2	3	(4)	(5)	6	7
A	(8)	9	(10)	11	(12)	13	14	(15)
	1	0	A	0	1	\bar{A}	0	A



JIET GROUP OF INSTITUTIONS



Student Name Vaibhav Saran Roll No.:

Experiment No. Date

Ques 3 Implement the given Boolean $f(A, B, C, D)$
 $= \sum m(0, 1, 2, 5, 8, 13, 14)$ using

(a) 16 : 1 num


(b) 8 : 1 num

(c) 4 : 16 num

(b) 8 : num


Take B C D as input lines.

	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
\bar{A}	(0)	(1)	(2)	3	4	(5)	6	7
A	(8)	(9)	10	11	12	(13)	(14)	15
	1	\bar{A}	\bar{A}	0	0	1	A	0



$$Y = \sum m(0, 1, 2, 5, 8, 13, 14)$$

(C) 4:1 mux



JIET GROUP OF INSTITUTIONS




Student Name Vaibhav Saran

Roll No.:

Experiment No.

Date
Q4 Implement 5x32 decoder using four 3x8 decoder 4x2x8 decoder



Implement 16×1 mux using 2×1 mux

