

Q1

The 8259 programmable Interrupt Controller is specially designed to work with Intel microprocessor 8080, 8085 etc.


In-Service Register (ISR): The in-service register keeps track of which interrupt inputs are currently being serviced. For each input that is currently being serviced the corresponding bit of in-service register (ISR) will be set. In 8259, during the service of an interrupt request, if another higher priority interrupt becomes active, it will be acknowledged and the control will be transferred from lower priority interrupt service subroutine (ISS) to higher priority ISS.

Interrupt Mask Register (IMR): IMR is used to disable (Mask) or enable (Unmask) individual interrupt request inputs. This is also an 8-bit register. Each bit in this register corresponds to the interrupt input with the same number. The IMR operates on IRR. Masking of higher priority input will not affect the interrupt request lines of lower priority. To unmask; corresponding bit is set to 0.

(18EJICS177) Vaibhav Saxon (2)

2.

The diagram illustrates the internal architecture of the 8255 PPI. It features a central horizontal bus. On the left, the **Data Bus Buffer** is connected to the bus and external data lines  $D_7-D_0$ . Below it, the **Read/Write Control Logic** receives  $RD$  and  $WR$  signals and outputs  $A0$  to the bus. At the bottom left, the **Cascade Buffer/Comparator** is connected to the bus and external signals  $CAS0$ ,  $CAS1$ ,  $CAS2$ , and  $SP/\overline{EN}$ . On the right, the **Control Logic** block is connected to the bus and external signals  $INT$  and  $INTA$ . Below the control logic, three registers are shown: **ISR** (Interrupt Status Register), **PR** (Priority Resolver), and **IRR** (Interrupt Request Register). These registers are connected to the bus and to each other. The **IMR** (Interrupt Mask Register) is located at the bottom, connected to the bus and external signals  $IR_0-IR_7$ . The bus is labeled with  $B$  and  $Q$  signals.






Given:

Address of CW register = 83 H.

I/O mode, port A  $\rightarrow$  Input, port C L  $\rightarrow$  output  
port B  $\rightarrow$  output, port C U  $\rightarrow$  input

Now,

for I/O mode D<sub>7</sub> is set to 1.for D<sub>6</sub> & D<sub>5</sub> they are set to 0 ~~for port A is input~~ for mode I/O.D<sub>4</sub> is set to 1 for port A input.D<sub>3</sub> is set to 1 for port C upper input.D<sub>2</sub> is set to 0 for mode 0 port B.D<sub>1</sub> is set to 0 for port B output.D<sub>0</sub> is set to 0 for port C lower output.
 $\Rightarrow$ 


1	0	0	1	1	0	0	0
---	---	---	---	---	---	---	---

= 98 H.

Commands: MVI A, 98H ; load Control word.  
OUT 83H ; Send control word.

Q3  
(a)

(18EJ1CS177) Vaibhav Saran (4)




It includes 5 signals, i.e. RD, WR, CS and the address lines  $A_0$  &  $A_1$ . In the peripheral I/O mode, the RD & WR signals are connected to IOR and IOW, respectively. In the memorymapped I/O mode, these are connected to MEMR & MEMW. The control word register & counters are selected according to signals on lines  $A_0$  &  $A_1$ .

$A_1$	$A_0$	Result
0	0	Counter 0
0	1	Counter 1
1	0	Counter 2
1	1	Control Word Register
x	x	No Selection.




(b) Mode 2: Rate Generator / Divide by N Counter. (18EJ1CS177) Vaibhav Saran. ⑤

When N is loaded as count, after N pulses, OUT goes low for only 1 clock cycle and then count N is reloaded & ~~OUT~~ <sup>result</sup> is OUT; as high for N clock pulses.




Mode 3: Square Wave <sup>Rate</sup> generator.

When count N loaded with even the O/P remains high for half the count & LOW for the rest. If it is odd, the O/P remains high for  $(N+1)/2$  & low for  $(N-1)/2$ .



Q4

(a).



(18EJ1CS177) Vaibhav Saran ⑤

①  $D_0-D_7$  is a bidirectional data Bus buffer.

② Read / Write control logic is comprised of  $\overline{RD}$ ,  $\overline{WR}$ ,  $A_0$ ,  $A_1$ , Reset &  $\overline{CS}$ .

③ The Group A consist of the following :  
Port A ( $PA_7-PA_0$ ) and upper half of port C ( $PC_7-PC_4$ )

④ Group B is comprised of Port B ( $PB_7-PB_0$ ) and lower half of port C ( $PC_3-PC_0$ ).

I/O port assignment

$A_1$	$A_0$	function
0	0	Port A
0	1	Port B
1	0	Port C
1	1	Command Register



(b) There are two modes of 8255.

(18EJ1CS177) Vaibhav Sasan.

(7)

1. Input/output mode.

2. Bit Set Reset (BSR) mode.

1. The I/O mode further comprises of :-

Mode 0 → It is used to provide simple I/p & O/p capabilities using each of the three ports.

Mode 1 → It is strobed I/O wherein two groups - group A and B are available for strobed data transfer.

Mode 2 → It is for bi-directional operation in which, only single 8 bit port in group A is available.

2. BSR mode: In this mode any of the 8-bits of port C can be set or reset depending on  $D_0$  of the control word. The bit to be set or reset is selected by bit select flags  $D_3$ ,  $D_2$  &  $D_1$  of the CWR (Control Word Register).

Q5

The 8251 is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.

→ The Control words are of two types:

1. > Mode Instruction: It is used for setting the funct<sup>n</sup> of the 8251. Mode Instruction will be in "wait for write" at either internal reset or external reset. That is, the writing of a control word after resetting will be recognized as a "mode instruction".

2. > Command: It is used for setting the operation of the 8251. It is possible to write a command whenever necessary after writing a mode instruction and sync characters.

→ Status Word: To see the internal status of 8251, status words are used. By reading ~~the~~ a status word it is possible to see internal status. ~~It~~ Some of the status words are:

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
DSR	SYNDET/BD	FE	OE	PE	TXEMPTY	RXRDY	TXRDY	(bit configuration)



Data buffer Register: It helps in interfacing the internal data bus of 8251 to the system data bus. It is the data buffer register which makes the transmission possible between 8251 and CPU by the data bus buffer block.

Block dig of 8251 USART.

