



Revision History

Version	Date	By	Change Dscription
V1.0	2024-04-23	zuozhongkai	1:Initial release version
V1.1	2025-04-11	zuozhongkai	1:R1，R2改为NC，默认不贴片







12V DCIN




POWER IO




VCC4V0_SYS




VCC3V3_SYS





VCC1V8_SYS




USB USART(TYPEC)




VCC5V0



5G MODULE




USB HUB




Title: 04_ATK_RK3588_5G_HUB.SchDoc			
Project: ATK-DLRK3588B V1.1.PrjPcb			
Size: A4	Author: ALIENTEK		
Date: 2025/9/5	Version: V1.1	Sheet: 4 of 17	




CODEC ES8388




SPEAKER



MIC



EARPHONE




HP_DET_L=1: headphone insert
HP_DET_L=0: headphone not insert

Title: 05_ATK_RK3588_Audio.SchDoc		
Project: ATK-DLRK3588B V1.1.PjPcb		
Size: A4	Author: ALIENTEK	
Date: 2025/9/5	Version: V1.1	Sheet: 5 of 17



RS485




IO


1.8V	SPI0_MISO_M2	GPIO1_B1	1	2	GPIO03_C7	I2C5_SCL_M0	3.3V
1.8V	SPI0_MOSI_M2	GPIO1_B2	3	4	GPIO03_D0	I2C5_SDA_M0	3.3V
1.8V	SPI0_CLK_M2	GPIO1_B3	5	6	GPIO00_C7	I2C6_SDA_M0	3.3V
1.8V	SPI0_CS0_M2	GPIO1_B4	7	8	GPIO00_D0	I2C6_SCL_M0	3.3V
1.8V	SPI0_CS1_M2	GPIO1_B5	9	10	GPIO00_C6		3.3V
1.8V	I2C2_SDA_M4	GPIO1_A0	13	14	GPIO00_A0		1.8V
1.8V	I2C2_SCL_M4	GPIO1_A1	11	12	GPIO00_B2		1.8V
1.8V		GPIO1_B0	15	16	GPIO01_A2		1.8V
1.8V		GPIO1_A7	17	18	GPIO01_A4		1.8V
1.8V	UART4_TX_M0	GPIO1_D2	19	20	SARADC_VIN4		1.8V
1.8V	UART4_RX_M0	GPIO1_D3	21	22	SARADC_VIN6		1.8V

JP5


ADC




RS232




RTC




CAN



FAN



MTG_Hole




Mark Point








Title: 07_ATK_RK3588_DEVICE2.SchDoc		
Project: ATK-DLRK3588B V1.1.PrjPcb		
Size: A4	Author: ALIENTEK	
Date: 2025/9/5	Version: V1.1	Sheet: 7 of 17






GMAC0 10/100/1000M 1.8V

PHY Address:0x01 (default)



RGMII Power Source	CFG_EXT	CFG_LDO[1:0]
External 3.3V	1'b1	2'b00
External 2.5V	1'b1	2'b01
External 1.8V(default)	1'b1	2'b10 or 2'b11














VCCIO_PHY0=3.3V	DNP	22R	Default
VCCIO_PHY0=1.8V	120R	100R	

Title: 08_ATK_RK3588_NET0.SchDoc		
Project: ATK-DLRK3588B V1.1.PrpPcb		
Size: A4	Author: ALIENTEK	
Date: 2025/9/5	Version: V1.1	Sheet: 8 of 17




GMAC1 10/100/1000M 3.3V




VCCIO_PHY0=3.3V	DNP	22R
VCCIO_PHY0=1.8V	120R	100R

Default







RGMII Power Source	CFG_EXT	CFG_LD0[1:0]
External 3.3V (default)	1'b1	2'b00
External 1.8V	1'b1	2'b00
External 1.8V	1'b0	2'b10



Title: 09_ATK_RK3588_NET1.SchDoc		
Project: ATK-DLRK3588B V1.1.PjPcb		
Size: A4	Author: ALIENTEK	
Date: 2025/9/5	Version: V1.1	Sheet: 9 of 17




PCIE3.0X4 M.2[illegible]


Title: 10_ATK_RK3588_PCIE3.0X4_M.2.SchDoc		
Project: ATK-DLRK3588B V1.1.PrjPcb		
Size: A4	Author: ALIENTEK	
Date: 2025/9/5	Version: V1.1	Sheet: 10 of 17




TYPEC PORT0




TYPEC PORT1




MIPI CSI1




MIPI CSI2



MIPI CSI3




MIPI CSI4




SATA3.0


The SATA Differential trace impedance is 100 OHM
The SATA trace length is less than 5 inch







MIPI DSI1



MIPI DSI2



HDMI TX0





Note:
The controller only support AC coupled link
In order to backward compatibility or to meet
HDMI2.0(1.4b) DC common mode spec and
Voff, need do R based level-shift

$R_{ds}=1.7\Omega/2.6V$
 $C_{oss}=7.33pF$

Title: 14_ATK_RK3588_HDMITX0.SchDoc		
Project: ATK-DLRK3588B V1.1.PrjPcb		
Size: A4	Author: ALIENTEK	
Date: 2025/9/5	Version: V1.1	Sheet: 14 of 17



The schematic diagram illustrates the HDMI1 TX interface circuit. It features three signal lines: SCL, SDA, and CEC. Each line is connected to a pull-up resistor (R277, R279, R281) to VCC3V3_SYS and a protection diode (D8, D16) to VCC5V0_SYS. The SCL line uses MOS15 (2SK3018) as a buffer. The SDA line uses MOS16 (2SK3018) as a buffer. The CEC line uses MOS17 (2SK3018) as a buffer. A DNP diode D16 (1N5819WS/NC) is also shown connected to VCC5V0_SYS and the CEC line.



Note:
The controller only support AC coupled link
In order to backward compatibility or to meet
HDMI2.0(1.4b) DC common mode spec and
Voff, need do R based level-shift

Rds=1.7ohm/2.6V
Coss=7.33pf

VCC5V_HDMI_RX_PORT

VCC3V3_SYS

D10
1N5819WS

R302
10K

R303
47K

HDMI_RX_SCL_M1

HDMI_RXDDC_SCL_PORT

MOS24
2SK3018

VCC3V3_SYS




R304
10K

R305
47K


HDMI_RX_SDA_M1

HDMI_RXDDC_SDA_PORT

MOS25
2SK3018




Note:
HPD:
Sink Side: Require output, Min 2.4V; Max 5.3V
Source Side: Require input and Detection.
Min 2.0V, Max:5.3V







Title: 16_ATK_RK3588_HDMIRX.SchDoc		
Project: ATK-DLRK3588B V1.1.PrpPcb		
Size: A4	Author: ALIENTEK	
Date: 2025/9/5	Version: V1.1	Sheet: 16 of 17



USB WIFI&BT



PCIE WIFI&BT



Title: 17_ATK_RK3588_WIFI.SchDoc	
Project: ATK-DLRK3588B V1.1.PrjPcb	
Size: A4	Author: ALIENTEK
Date: 2025/9/5	Version: V1.1
Sheet: 17 of 17	

