50 PROGRAMS-VERILOG MODULE

ARUNACHALA
COLLEGE OF
ENGINEERING FOR
WOMEN

VAISHNAVI S M ECE

VERILOG

Verilog is a Hardware
Description Language (HDL)
used to design and model digital
circuits. Unlike regular
programming languages, Verilog
describes how hardware (like
logic gates, multiplexers,
registers, and processors) should
function. It allows engineers to:

Design digital circuits (e.g., adders, multiplexers, processors)

Simulate circuits before manufacturing them

Implement hardware on FPGAs or ASICs

Verilog allows circuit design using three different modeling styles:

Structural Modeling (Gate-Level)

Dataflow Modeling (Equation-Based)

Behavioral Modeling (High-Level Code)

Structural Modeling = Like physically wiring gates in hardware.

Dataflow Modeling = Like writing equations for circuits. **Behavioral Modeling** = Like coding circuit behavior with ifelse and loops.

AND GATE

BEHAVIOR

```
module or_gate (
  input A, B,
  output reg Y
);
  always @(A or B) begin
   Y = A&&B;
  end
endmodule
```

STRUCTURAL

module and_gate_structural
(input A, input B, output Y);

and (Y, A, B);

endmodule

OR GATE

BEHAVIOUR

```
module or_gate (
  input A, B,
  output reg Y
);
  always @(A or B) begin
   Y = A | B;
  end
endmodule
```

```
module OR_Gate_Structural (input A, input B, output Y); or (Y, A, B); endmodule
```

NOT GATE

BEHAVIOUR

```
module NOT_gate (
input A,
output reg Y
);
always @(A) begin
Y =~A;
end
endmodule
```

```
module NOT_GATE_Structural (input A, output Y);
not (Y, A);
endmodule
```

NAND GATE

BEHAVIOUR

```
module NOT_gate (
input A,B,
output reg Y
);
always @(A or B) begin
Y =~(A & B);
end
endmodule
```

```
module
NAND_GATE_Structural (input
A,inputB output Y);
nand (Y, A, B);
endmodule
```

NOR GATE

BEHAVIOUR

```
module NOR_gate (
input A,B,
output reg Y
);
always @(A or B) begin
Y = \sim (A|B);
end
endmodule
```

```
module NOR_GATE_Structural (input A,input B output Y);
nor (Y, A, B);
endmodule
```

XOR GATE

BEHAVIOUR

```
module XOR_gate (
input A,B,
output reg Y
);
always @(A or B) begin
Y =(A^B);
end
endmodule
```

```
module XOR_GATE_Structural (input A,input B output Y);
xor (Y, A, B);
endmodule
```

XNOR GATE

BEHAVIOUR

```
module XNOR_gate (
input A,B,
output reg Y
);
always @(A or B) begin
Y =^(A~B);
end
endmodule
```

```
module
XNOR_GATE_Structural (input
A,input B output Y);
xnor (Y, A, B);
endmodule
```

HALF ADDER

BEHAVIOUR

```
module half_adder_behavioral (
  input A, B,
  output reg sum, carry
);
  always @(A or B) begin
    sum = A ^ B;
    carry = A & B;
  end
endmodule
```

DATA FLOW

```
module half_adder_dataflow (
  input wire a, b,
  output wire sum, carry
);
  assign sum = a ^ b;
  assign carry = a & b;
endmodule
```

```
module half_adder_structural (
  input wire a, b,
  output wire sum, carry
);
  xor(sum, a, b);
  and(carry, a, b);
endmodule
```

FULL ADDER

BEHAVIOUR

```
module full_adder_behavioral (
  input A, B, Cin,
  output reg Sum, Cout
);
  always @(A or B or Cin) begin
    Sum = A ^ B ^ Cin;
    Cout = (A & B) | (B & Cin) |
    (A & Cin);
    end
endmodule
```

DATA FLOW

```
module full_adder_dataflow (
   input A, B, Cin,
   output wire Sum, Cout
);
   assign Sum = A ^ B ^ Cin;
   assign Cout = (A & B) | (B & Cin) | (A & Cin);
endmodule
```

```
module full_adder_structural (
    input A, B, Cin,
    output Sum, Cout
);
    xor (Sum, A, B, Cin);
    or (Cout, (A & B), (B & Cin),
    (A & Cin));
endmodule
```

```
less = 0;
SUBTRACTOR
                                            end else begin
module subtractor(a, b, diff,
                                              greater = 0;
borrow);
                                              equal = 0;
  input a, b;
  output diff, borrow;
                                              less = 1;
                                            end
  reg y;
                                         end
  always @ (a or b)
     \{borrow, diff\} = a - b;
                                       endmodule
 endmodule
COMPARATOR
module comparator(a, b, greater,
equal, less);
  input [3:0] a, b;
  output reg greater, equal, less;
  always @(*) begin
     if (a > b) begin
       greater = 1;
       equal = 0;
       less = 0;
     end else if (a == b) begin
       greater = 0;
       equal = 1;
```

PARITY ENCODER

```
T FLIPFLOP
module encoder 4to2(input [3:0]
data, output reg [1:0] encoded);
                                     module T flipflop (input T, clk,
                                     output reg Q
  always @(data) begin
                                     );
                                        always @(posedge clk) begin
    case (data)
                                          if (T == 1)
       4'b1000: encoded = 2'b11;
                                             Q \leq \sim Q;
       4'b0100: encoded =
2'b10;
                                          else
       4'b0010: encoded =
                                             Q \leq Q;
2'b01;
                                        end
       4'b0001: encoded =
                                     endmodule
2'b00;
                                     JK FLIPFLOP
       default: encoded = 2bxx;
    endcase
                                     module jk flipflop (
  end
                                        input clk,
  endmodule
                                        input j,
ARRAY MULTIPLIER
                                        input k,
                                        input reset,
module array_multiplier (
                                        output reg q,
  input [3:0] A, B,
                                        output reg qbar
  output [7:0] P
                                     );
);
  assign P = A * B;
                                      always @(posedge clk or
endmodule
                                     posedge reset) begin
```

```
if (reset) begin
                                       always @(posedge clk or
                                       posedge reset) begin
     q <= 0;
                                          if (reset)
     qbar <= 1;
                                            q \le 4'b0000;
  end else begin
                                          else
     case (\{j, k\})
                                            q \le \{q[2:0], d\};
       2'b00: q \le q;
                                       end
       2'b01: q \le 0;
       2'b10: q \le 1;
                                       endmodule
       2'b11: q \le -q;
                                       UP COUNTER
     endcase
     qbar \le -q;
                                       module up_counter (
  end
                                          input clk,
                                          input reset,
end
endmodule
                                          output reg [3:0] q
                                       );
SHIFT REGISTERS
                                       always @(posedge clk or
module shift register (
                                       posedge reset) begin
  input clk,
                                          if (reset)
  input reset,
                                            q \le 4'b0000;
  input d,
                                          else
  output reg [3:0] q
                                            q \le q + 1;
);
```

end

endmodule	input d,
UP DOWN COUNTER	input enable,
module updown_counter (output reg q,
input clk,	output qbar
input reset,);
input up_down,	assign qbar = \sim q;
output reg [3:0] q	
);	always @(*) begin
	if (enable)
always @(posedge clk or	$q \leq = d;$
posedge reset) begin	end
if (reset)	endmodule
q <= 4'b0000;	STRUCTURE MODEL
else if (up_down)	module d_latch_structural (
$q \le q + 1;$	input d, clk,
else	output q, qbar
$q \le q - 1;$);
end	wire dbar, r1, r2;
	not (dbar, d);
endmodule	nand (r1, d, clk);
D LATCH	nand (r2, dbar, clk);
BEHAVIOUR MODEL	nand (q, r1, qbar);
module d latch (nand (qbar, r2, q);
modate a_tatem (endmodule

output q, qbar D FLIPFLOP); BEHAVIOUR MODEL module d flipflop (wire dbar, r1, r2, r3, r4, s1, s2; input clk, not (dbar, d); input reset, nand (r1, d, clk); input d, nand (r2, dbar, clk); output reg q, nand (s1, r1, s2); output qbar nand (s2, r2, s1);); nand (r3, s1, reset); assign qbar = \sim q; nand (r4, s2, reset); nand (q, r3, qbar); always @(posedge clk or nand (qbar, r4, q); posedge reset) begin endmodule if (reset) SR FLIPFLOP q <= 0;module sr flipflop (else input clk, $q \ll d$; input reset, end endmodule input s, input r, STRUCTURAL MODEL output reg q, module d flipflop structural (output qbar input d, clk, reset,);

```
assign product = a * b;
assign qbar = \simq;
                                      endmodule
always @(posedge clk or
                                      1:2 DEMULTIPLEXER
posedge reset) begin
                                      module demux 1to2 (
  if (reset)
                                        input din,
    q \le 0;
                                        input sel,
  else begin
                                        output reg d0,
    case ({s, r})
                                        output reg d1
       2'b00: q \le q;
                                      );
       2'b01: q \le 0;
       2'b10: q \le 1;
                                      always @(din, sel) begin
       2'b11: q <= 1'bx;
                                        if (sel == 0) begin
    endcase
                                           d0 = din;
  end
                                           d1 = 0;
end
                                        end else begin
endmodule
                                           d0 = 0;
MULTIPLIER
                                           d1 = din;
module multiplier (
                                        end
  input [3:0] a,
                                      end
  input [3:0] b,
  output [7:0] product
                                      endmodule
);
                                      DEMULTIPLEXER
```

```
module demux 1to4 (
                                      input [1:0] sel,
  input din,
                                      output reg dout
  input [1:0] sel,
                                    );
  output reg [3:0] dout
                                    always @(din or sel) begin
);
                                      case (sel)
                                        2'b00: dout = din[0];
always @(din or sel) begin
  dout = 4'b0000:
                                        2'b01: dout = din[1];
                                        2'b10: dout = din[2];
  case (sel)
    2'b00: dout[0] = din;
                                        2'b11: dout = din[3];
    2'b01: dout[1] = din;
                                      endcase
    2'b10: dout[2] = din;
                                    end
    2'b11: dout[3] = din;
                                    endmodule
  endcase
                                    BEHAVIORAL MODEL
end
                                    (USING IF-ELSE
                                    STATEMENT)
endmodule
                                    module mux 4to1 if else (
4:1 MULTIPLEXER
                                      input [3:0] din,
                                      input [1:0] sel,
BEHAVIORAL MODEL
                                      output reg dout
(USING CASE
                                    );
STATEMENT)
module mux 4to1 behavioral (
                                    always @(din or sel) begin
  input [3:0] din,
                                      if (sel == 2'b00)
```

```
dout = din[0];
                                     endmodule
  else if (sel == 2'b01)
                                     STRUCTURAL MODELING
    dout = din[1];
                                     module mux 4to1 structural (
  else if (sel == 2'b10)
                                        input [3:0] din,
    dout = din[2];
                                        input [1:0] sel,
  else
                                        output dout
    dout = din[3];
                                     );
end
                                     wire s0, s1, y0, y1, y2, y3;
endmodule
DATAFLOW MODEL
                                     not (s0, sel[0]);
(USING ASSIGN
                                     not (s1, sel[1]);
STATEMENT)
                                     and (y0, din[0], s1, s0);
module mux 4to1 dataflow (
                                     and (y1, din[1], s1, sel[0]);
  input [3:0] din,
                                     and (y2, din[2], sel[1], s0);
  input [1:0] sel,
                                     and (y3, din[3], sel[1], sel[0]);
  output dout
);
                                     or (dout, y0, y1, y2, y3);
assign dout = (sel == 2'b00 &
din[0]) |
                                     endmodule
        (sel == 2'b01 \& din[1])
                                     2:1 MULTIPLEXER
        (sel == 2'b10 \& din[2])
        (sel == 2'b11 \& din[3]);
```

```
BEHAVIORAL MODEL
(USING CASE)
module mux_2to1_case (
```

```
module mux_2to1_case (
input d0, d1,
input sel,
output reg dout
);
```

```
always @(d0 or d1 or sel) begin
case (sel)

1'b0: dout = d0;

1'b1: dout = d1;
endcase
```

end endmodule

BEHAVIORAL MODEL (USING IF-ELSE)

```
module mux_2to1_if_else (
  input d0, d1,
  input sel,
  output reg dout
);
```

```
always @(d0 or d1 or sel) begin

if (sel == 0)

dout = d0;

else

dout = d1;

end

endmodule
```

DATAFLOW MODEL

```
module mux_2to1_dataflow (
    input d0, d1,
    input sel,
    output dout
);
assign dout = (sel & d1) | (~sel & d0);
endmodule
```

STRUCTURAL MODEL

```
module mux_2to1_structural (
input d0, d1,
input sel,
output dout
);
```

wire not sel, y0, y1;

```
3'b111: dout = din[7];
not (not sel, sel);
                                        endcase
and (y0, d0, not_sel);
                                      end
and (y1, d1, sel);
                                      endmodule
or (dout, y0, y1);
                                      BEHAVIORAL MODEL
endmodule
                                      (USING IF-ELSE)
MULTIPLEXER
                                      module mux 8to1 if else (
                                        input [7:0] din,
BEHAVIORAL MODEL
                                        input [2:0] sel,
(USING CASE)
                                        output reg dout
module mux 8to1 case (
                                      );
  input [7:0] din,
                                      always @(din or sel) begin
  input [2:0] sel,
                                        if (sel == 3'b000) dout =
  output reg dout
                                      din[0];
);
                                        else if (sel == 3'b001) dout =
always @(din or sel) begin
                                      din[1];
  case (sel)
                                        else if (sel == 3'b010) dout =
                                      din[2];
    3'b000: dout = din[0];
                                        else if (sel == 3'b011) dout =
    3'b001: dout = din[1];
                                      din[3];
    3'b010: dout = din[2];
                                        else if (sel == 3'b100) dout =
    3'b011: dout = din[3];
                                      din[4];
    3'b100: dout = din[4];
                                        else if (sel == 3'b101) dout =
    3'b101: dout = din[5];
                                      din[5];
    3'b110: dout = din[6];
                                        else if (sel == 3'b110) dout =
                                      din[6];
```

```
else dout = din[7];
                                        CopyEdit STRUCTURAL
end
                                       MODEL
endmodule
                                        module mux 8to1 structural (
DATAFLOW MODEL
                                          input [7:0] din,
module mux 8to1 dataflow (
                                          input [2:0] sel,
  input [7:0] din,
                                          output dout
  input [2:0] sel,
                                        );
  output dout
                                        wire s0, s1, s2;
);
                                        wire y0, y1, y2, y3, y4, y5, y6,
                                        y7;
assign dout = (sel == 3'b000 &
din[0]) |
         (sel == 3'b001 \& din[1])
                                       not (s0, sel[0]);
                                       not (s1, sel[1]);
         (sel == 3'b010 \& din[2])
                                        not (s2, sel[2]);
         (sel == 3'b011 \& din[3])
                                        and (y0, din[0], s2, s1, s0);
                                        and (y1, din[1], s2, s1, sel[0]);
         (sel == 3'b100 \& din[4])
                                        and (y2, din[2], s2, sel[1], s0);
         (sel == 3'b101 \& din[5])
                                        and (y3, din[3], s2, sel[1], sel[0]);
                                        and (y4, din[4], sel[2], s1, s0);
         (sel == 3'b110 \& din[6])
                                        and (y5, din[5], sel[2], s1, sel[0]);
                                        and (y6, din[6], sel[2], sel[1], s0);
         (sel == 3'b111 \& din[7]);
                                        and (y7, din[7], sel[2], sel[1],
Endmodule
                                        sel[0]);
verilog
```

```
output reg [3:0] bin
or (dout, y0, y1, y2, y3, y4, y5,
                                    );
y6, y7);
endmodule
                                    always @(gray) begin
BINARY TO GRAY CODE
                                      bin[3] = gray[3];
CONVERTER
                                      bin[2] = bin[3] ^ gray[2];
(BEHAVIORAL MODEL)
                                      bin[1] = bin[2] ^ gray[1];
                                      bin[0] = bin[1] ^ gray[0];
module binary to gray (
  input [3:0] bin,
                                    end
                                    endmodule
  output reg [3:0] gray
                                    RIPPLE CARRY ADDER
);
                                    BEHAVIORAL MODEL
always @(bin) begin
                                    (USING ALWAYS
  gray[3] = bin[3];
                                    BLOCK)
  gray[2] = bin[3] \wedge bin[2];
                                    module
  gray[1] = bin[2] \wedge bin[1];
                                    ripple_carry_adder_behavioral(
  gray[0] = bin[1] \wedge bin[0];
                                      input [3:0] a, b,
end
                                      input cin,
endmodule
                                      output reg [3:0] sum,
GRAY TO BINARY CODE
                                      output reg cout
CONVERTER
                                    );
(BEHAVIORAL MODEL)
                                    always @(a or b or cin) begin
module gray to binary (
                                       \{\text{cout}, \text{sum}\} = a + b + \text{cin};
  input [3:0] gray,
```

module end endmodule DATAFLOW MODEL (USING ASSIGN) module ripple carry adder dataflow (); input [3:0] a, b, input cin, output [3:0] sum, output cout); assign $\{cout, sum\} = a + b + cin;$ endmodule STRUCTURAL MODEL (USING FULL ADDERS) module full adder (input a, b, cin, output sum, cout);

assign sum = $a \wedge b \wedge cin$;

(a & cin);

endmodule

assign cout = (a & b) | (b & cin) |

```
ripple carry adder structural (
  input [3:0] a, b,
  input cin,
  output [3:0] sum,
  output cout
wire c1, c2, c3;
full adder FA0 (a[0], b[0], cin,
sum[0], c1);
full adder FA1 (a[1], b[1], c1,
sum[1], c2);
full adder FA2 (a[2], b[2], c2,
sum[2], c3);
full adder FA3 (a[3], b[3], c3,
sum[3], cout);
endmodule
```

BOOTH ARRAY MULTIPLIER

```
module booth_multiplier (
input [3:0] multiplicand,
input [3:0] multiplier,
output [7:0] product
);
```

```
reg [7:0] p;
integer i;
reg prev bit;
always @(multiplicand,
multiplier) begin
  p = 0;
  prev_bit = 0;
  for (i = 0; i < 4; i = i + 1) begin
     case ({multiplier[i],
prev bit})
       2'b10: p = p -
(multiplicand << i);
       2'b01: p = p +
(multiplicand << i);
       2'b00: p = p;
       2'b11: p = p;
     endcase
     prev_bit = multiplier[i];
  end
end
assign product = p;
endmodule
```