Mealy Machine


.vhd File Code


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity mealymachine is
    Port ( led_p : out STD_LOGIC_VECTOR (3 downto 0);
           led n : out STD LOGIC VECTOR (3 downto 0);
           x : in STD_LOGIC;
           DIS: out STD_LOGIC_VECTOR (1 downto 0);
           SEG: out STD_LOGIC_VECTOR (6 downto 0);
           y : in STD_LOGIC_VECTOR (1 downto 0));
end mealymachine;
architecture Behavioral of mealymachine is
begin
led n (3 downto 2) <= "11";</pre>
led_p (3 downto 0) <= "0001";</pre>
DIS <= "01";
process (x,y)
begin
led_n (1) \leftarrow not ((not y (0)) and x);
led_n (0) <= not ((y(0) or y(1)) and x);
if (y = "00") then
     if (x = '0') then
     SEG <= "1000000";
     else
     SEG <= "1000000";
     end if;
end if;
```

```
if (y = "01") then
     if (x = '0')then
     SEG <= "1111001";
     else
     SEG <= "1000000";
     end if;
end if;
if (y = "10") then
     if (x = '0')then
     SEG <= "1111001";
     else
     SEG <= "1000000";
     end if;
end if;
if (y = "11") then
     if (x = '0')then
     SEG <= "1111001";
     else
     SEG <= "1000000";
     end if;
end if;
     end process;
end Behavioral;
.ucf File Code
Net "led_n<0>" loc = "p132";
Net "led_n<1>" loc = "p131";
Net "led_n<2>" loc = "p130";
Net "led_n<3>" loc = "p128";
Net "led_p<0>" loc = "p126";
Net "led_p<1>" loc = "p133";
Net "led_p<2>" loc = "p135";
```

```
Net "led_p<3>" loc = "p137";
Net "A<0>" loc = "p87";
Net "A<1>" loc = "p86";
Net "A<2>" loc = "p85";
```

Kit Output:





x=1; y1=0; y0=1 O/P - 0

Simulation and RTL Schematic

Name	Value										2,000,000 ps		
		T. Janes	1,999,992 ps	1,999,993 ps	1,999,994 ps	1,999,995 ps	1,999,996 ps	1,999,997 ps	1,999,998 ps	1,999,999 ps	2,000,000 ps	2,000,001 ps	
▶ ■ led_p[3:0]	0001					0001							
▶ 🖷 led_n[3:0]	1111					1111							
l <u>u</u> x	0												
▶ 🚟 dis[1:0]	01					01							
▶ ™ seg[6:0]	1111001					1111001					3		
y[1:0]	01					01							

