4-bit ALU – .vhd File Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity ALU is
    Port ( a : in STD_LOGIC_VECTOR (3 downto 0);
           b : in STD_LOGIC_VECTOR (3 downto 0);
           sel : in STD LOGIC VECTOR (2 downto 0);
           led p : out STD LOGIC VECTOR (3 downto 0);
           led n : out STD LOGIC VECTOR (3 downto 0));
end ALU;
architecture Behavioral of ALU is
begin
--led n (3 downto 1) <= "111";
led p(3 downto 0) <="0001";</pre>
with sel select
led_n <= (not (a+b) )when "000",</pre>
(not (a-b)) when "001",
(not (a and b) ) when "010",
(not (a nand b)) when "011",
(not (a xor b)) when "100",
(not (a xnor b)) when "101",
(not (a or b)) when "110",
(not a) when others;
end Behavioral;
.ucf File Code –
Net "led_n<0>" loc = "p132";
Net "led n<1>" loc = "p131";
Net "led_n<2>" loc = "p130";
Net "led_n<3>" loc = "p128";
```

Net "led_p<0>" loc = "p126"; Net "led_p<1>" loc = "p133";


```
Net "led_p<2>" loc = "p135";
Net "led_p<3>" loc = "p137";


Net "b<0>" loc = "p101";
Net "b<1>" loc = "p100";
Net "b<2>" loc = "p97";
Net "b<3>" loc = "p96";

Net "a<0>" loc = "p95";
Net "a<1>" loc = "p94";
Net "a<2>" loc = "p94";
Net "a<3>" loc = "p90";

Net "sel<0>" loc = "p87";
Net "sel<1>" loc = "p86";
Net "sel<2>" loc = "p86";
Net "sel<2>" loc = "p85";
```

Simulation and RTL Schematic





Name	Value		1,999,992 ps	[1,999,993 ps	1,999,994 ps	1,999,995 ps	1,999,996 ps	1,999,997 ps	1,999,998 ps	1,999,999 ps
	value	ستنظي	1,555,552 ps	1,555,555 ps	1,555,55 ps	1,555,555,55	1,555,550 p3	1,000,000,000	1,555,550 ps	11111111111
▶ 📑 a[3:0]	0110					0110				
▶ 📑 b[3:0]	0011					0011				
▶ 🕌 sel[2:0]	001					001				
▶ 🖷 led_p[3:0]	0001					0001				
▶ 🖷 led_n[3:0]	1100					1100				

Kit Output - (for a = 0110 and b = 0011)















