Decimal values → 55000 → 30000 Name-Voushirk Vishwakarma Rog No. → 21 BIT 0003

Adiog Charge Performeth

Decimal to binary: - (55000) 10

2	55000	0	
2.	27500	-Complete Complete Co	
2	13750	0	
2	6875	1	
2	3437	1	
2	1718	0	
2	85 89	1	
2	429		
2	214	0	
2	107	1 344	
2	53		
2	26	0	
2	13	61	
2	6	0	
2	3		
	11		

$$(55000)_{10} = (1101011011011000)_2$$

(30000)10 ->

$$(30000)_{10} = (1110101001100000)_{2}$$

Binairy Addition > 11010110110000 g addition

010100110110110000

Here 1+1=0, 1 as carefy 0+0=0 0+1=1(+0=1)

No over flow occured

Ada Mary 1909

Binary Suletraction > 110101101101000 - 0111010100110000 01180000110101000 0-1=1 (Borrow I)

1-0 = 118875 1-1 = 0 no. overflow occured 0 - 0 = 0

If there is sum of two rumbers (Rositure) of the result is negative then a overflow or condition occurs or two negative number gives a postur outcome.

Overflow occur whentwo binary nois is added and the result is John large to fet in the group of bit.

In this case it does not result in overflow conclution

Manie postar bits 215 = 32767

(30000);= (11101010010000)2

Emaily Addition > 1101011011000 3 addition

0 000110010101011000

1+1=0 , 1 as coun

0 = 0 +0

A2) 5.25 to binary. the second second by 5 -> 101  $0.125 \times 2 = 0.25$  $0.25 \times 2 = 0.5$ 0.5 x 2 = 1 ··· 0·125 -> 0·001 New 5.125 = 101.001 ant 1.01001 × 22 For a single pracision (32 bits) of their enfroment beas is 127 Brased exponent = 2+127 = 129 129 => 100000001 Mantesa = 01001 IEEE 754 representation of 5.125 is single format in Repeating same process for 4.75 we get 4.75 > 100.11 shifty from > 1.0011 × 22 The number is positive sol but is O enponent bras is still 127 brased enforment = 2+127=129

129 > 10000001

Align Od (1) Add the martisa we get, Biased enformen = 129-127 = 2 0125 - 0001 Mantina = The decimal refuserbation is = 7.75 An 1:01001 X2 a ways percession (82 bits), this indiencent bear to 12 ed 24 describ = 2-127 = (29 129 => 100000001 EEE 754 septembalon of 5115 is single format in ating same precess for 4.75 we gd. 11.001 € 344 they from > 1.0011 x 2° menter in poster and we us () FSI Show a stake 127 and enforced = 2 +127 = 129 193 (000000) 1811 refundation of 16.12 of 1000000100 1/200000

13 = 01101 -> divisor

Dividend register (8 bits) = 000 11/00

Surior register (8 bits) = 000 01/01

quotient = 0 9 counter - 6

Steh	Devolend Regest	Dursor register	Quatient	Countil
0	00011100	00001101	00000000	0000
1	00111000	17	00000001	1111
2	01110000	21	00000011	1110
3	11/00000	01	00000110	1101
4	11.000001	111	100001100	1100
5	10000011	11	00011001	1011
6	00000111	21	00110011	1010
7	00001110	11	01100110	1001
12	00011160	21 333 33	11001101	1000

111111 6

191 6

Converting benery quotient & remainder to decimal

- A4) DMA improves performance of competer in many ways >

  1) DMA reduces CPU involvement in data transfer, freeing up
  the CPU for the other tasks, therby improving overall performance.

  2) DMA allows for factor data ortransfer between devices and
  - memory, enhancing system efficiency.

    3) By enabling bulk data transfers, DMA reduces the overhead associated with individual data transfer, resulting in improved performance.
  - 4) DMA enables simultaneous data transfer and processing pallowing for concurrent operation and maninizing system throughful.
- 5) with DMA, devices can directly occess memory without involving the CPU, reducing latency and inhoneing system performance & responsiveness.
- B) DMA & minimizes data bottlemecks by efficiently oranging data movement, leading to faster overall system performance.
- 3) DMA is particularly beneficial for high-bandwidth application. Itemultimedia streaming disk I/O, and network community enhancing this performance by offloading data bransfer tasks from the CPU.

Brank (Lucy) = 00001100

Remarks ( beaut) = 12

800 to = 1 atoms

Commender = 16

A5 a) 23×12 multiplicant Multiplier 23 -> 10111 (SONTH : (Fore 12 -> 01100 ( ( man) ( more than ) Broduct register (5 bits): 00000 Accumulation register (6 lists): 000000 replacement to a report about applying 000000 + 23 = 23 After shift, Product register: 00001 - froduct Accumulator register: 000011 Bit 3 of multiplier is 1: 000011+23=46 Broduct register: 000 11 (shifted) Accumulationregister: 000011 (shifted) The content of accumulator (000011)

The final result is (000011) = 11 in december. :. 23×12 = 11 using sequential circuit welltiplies algorithm.

1000000 - 79 - 660

700000 - 89 - 483

is send inter the send of

```
(4). 23 × -12 using Booth algord bit how recording algorn
  23 -> 0/0/11
-12 \longrightarrow 111100
 Bit pour recoding of multiplier (111100): 11111001
 Product regules (6 bits): 000000
 Accumulator register (76d): 0000000.
 Applying booth algo " I bit neceding algo"
  Bet O(multiplier)=1, Bit pair recoding = 1
Subtract the multiplicand (23) from caccumulater -
    0000000 - 010111 = 1010010
                                   his rolly then do 21
 Broduct rigester - 000000
Accumulation regestes > 110 1001
                       fuct respective COO 11 (object)
                       (patrice) process represented when
Similarly for 9
   Bd1: 3 PR = 000000
           AR = 0110100
  Bd2: -> PR= 000000
         AR = 0011010
  BJ-3 -1 PR > 000000
      AR 0001101
  Bit 4 -> PR -> 000000
AR -> 10(101/
  EUT5 -> PR > 600000
         AR > 1100100
                        1100100 which is -276
  The final result in beneity is
  in decimal.
 1. 23x-12=-276 dus
```