SED9420CAC

CMOS DATA SEPARATOR FOR FDD

- ●Built-in Terminals for Switching between 5¹/₄-inch and 8-inch Floppy Disks and between Double Density and Single Density
- ●For Filter Switching System Only


EDESCRIPTION

The SED9420C_{AC} is a CMOS VFO data separator LSI for use in floppy disk interfaces. Equipped with its own SYNC field detection, loop filter switching, and timer functions, the IC allows construction of a one-chip VFO circuit with just a few external components. Floppy disk controllers which can be used with this IC are the μ PD765, μ PD765A, FD1791-02, FD1793-02, MB8876A, MB8877A.

IFEATURES

- ●Data separation function using the VFO system (a phase locked loop)
- •Switchable between 8-inch and $5\frac{1}{4}$ -inch floppy disk drives (FDDs)
- ●Recording can be switched between double density and single density
- Requires no adjustment and few external circuits
- ●Compatible with the IBM Format
- ●Clock output for floppy disk controllers ······to be connected with µPD765series, MB8877series or FD179Xseries
- Single 5V power supply
- ●TTL-compatible I/O pins (excluding OSC1 and OSC2)
- ●Built-in timer circuit (with external C-R)
- ●Package·····DIP-24pin (plastic)

BLOCK DIAGRAM



■PIN CONFIGURATION AND AN EXAMPLE OF EXTERNAL CIRCUITS

[Reference value of external circuits]

FDD	5-1/4-inch/8-inch
R ₁	33 kΩ
R ₂	2.4kΩ
R ₃	7.5kΩ
R ₄	100Ω
Cı	0.01µF
C ₂	3,300pF
C ₃	0.01 to 0.1μF
C₀	10pF
C _G	10pF
R,	- 1 ΜΩ
f ₀	16MHz ± 0.5%

Accuracy of resistor ±5%, Accuracy of capacitor ±10%

■PIN DESCRIPTION

Pin Name	Pin No.	Function	Pin Name	Pir	
		(1) Gate input terminal for the inverted ampli-	V _{SSI}	12	
OSC1	1	fier of the crystal oscillator circuit. (2) Clock input terminal when using an external 16MHz clock.	V _{SS2}	13	Ground terminal for the analog system. (VCO ground)
OSC2	2	Drain output terminal for the crystal oscillator circuit's inverted amplifier.	CONTROL	. 14	Input terminal for the VCO (voltage controlled oscillator) control voltage.
CLKI	3	FDC clock output terminal (for the \(\text{PD765} \)) • f = 8MHz for 8-inch floppy disk • f = 4MHz for 5-\(\frac{1}{4} \) inch floppy disk	OFFSET	15	Input terminal for offset voltage for VC0 center frequency correction. An external capacitor tied to this pin generates offset voltage.
TEST2*	5	Test terminal for testing functions (with pull-up resistor) Input signal for FDC data transfer signal	LPF1	16	Terminal for connecting the PLL system's loop filter. Selected when sync field is detected for frequency lock-in.
SYNC*	6	(with pull-up resistor) FDC control signal input terminal for GAP area and SYNC area detection (with pull-up resistor).	LPF2	17	Terminal for connecting the PLL system's loop filter. Selected when ID and DATA fields are detected after frequency lock-in.
RD DATA*	7	Input terminal for the read data signal from the floppy disk drive (FDD)	TEST1	18	Test terminal fc testing functions (ordinarily not connected).
WINDOW	8	(with pull-up resistor). Output terminal for the data window signal used to separate data pulses in the DATA signal from clock pulses.	WCLK	19	Write clock for the μ PD765 FDC. • 8-inch MFM: Interval T = 1 μ s • 8-inch FM: Interval T = 2 μ s • 5 $\frac{1}{4}$ -inch MFM: Interval T = 2 μ s
DATA	a	Output terminal for the read data signal produced from the RD DATA signal. Sent to the FDC together with the WINDOW signal, and	CR	20	- 5 $\frac{1}{4}$ -inch FM: Interval T = 4 μ s CR connection terminal for the timer circuit.
MFM/FM	-+	is then separated into clock and data pulses. Terminal for switching between double density and single density (with pull-up resistor)	CLK2	21	FDC clock output terminal (for the MB8877 and FD1791). • f = 2MHz for 8-inch floppy disk • f = 1MHz for 5 -inch floppy disk
		HIGH selects double density (MFM), LOW selects single density (FM).	TRIG IN*	22	Trigger input terminal for the timer circuit (with pull-up resistor).
IIN/STD*	11	Terminal for switching between 51-inch and 8-inch floppy disks (with pull-up resistor). HIGH selects 51-inch floppies	TM OUT	23	Retriggerable oneshot timer output terminal (Timer for head-load timing or motor-on signal, etc.)
		LOW selects 8-inch floppies.	V _{DD}	24	+5V power supply terminal

NOTE: *Input terminals with pull-up resistors are pulled up through a standard resistance of 100K ohms. Since susceptibility to noise is increased by leaving terminals open, it is recommended that terminals which are to be kept HIGH be connected directly to V_{DD}.

BABSOLUTE MAXIMUM RATINGS

 $(V_{cc} = 0V)$

Parameter	Symbol		\vss-(
	Symbol	Ratings	Unit
upply voltage V _{DD} -0.5 to 7.0		V	
Input voltage	Vi		
Output voltage Vo		-0.5 to $V_{DD} + 0.3$	V
Operating temperature	emperature T _{opr}	-10 to 60	c
Storage temperature	T _{stg}	-65 to 150	
Soldering temperature and time	T _{sol}	260°C, 10s (at lead)	

BELECTRICAL CHARACTERISTICS

ODC Electrical Characteristics

 $(V_{cc} = 0V)$

						(VSS-UV
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operating supply voltage	V _{DD}		4.75	5.0	5.25	V
High level input voltage	V _{IH}		2.0		V _{DD} + 0.3	v
Low level input voltage	VIL		-0.3	_	0.8	v
High level output voltage	VoH	$I_{OH} = -200 \mu A$	2.4		V _{DD}	v
Low level output voltage	V _{OL}	lot = 2.0mA	0		0.4	v
High level input current * !	Tien	$V_{1H} = V_{DD}$			2.0	μΑ
Low level input current*2	lin.	$V_{1L} = V_{SS}$ $V_{DD} = 5V$	100	50	= 10	μΑ
High level output current * 3	Гоні	V _{OH} = 2.4V	— 15 (15 (15 (15 (15 (15 (15 (15 (15 (15 (15 		-200	μΑ
Low level output current * 4	loui	Vo. = 0.4V	2.0	<u> </u>	_	mA
Current consumption and	loo	Output open, Voo=5V, 16MHz oscillation			10	mA

HIGH input current for plus with pull-up resistors
 HIGH output current for driver output terminals

- +2 LOW input current for pins with pull-up resistors
 +4 LOW output current for driver output terminals

•AC Electrical Characteristics

(Standard frequency: fo=16MHz)

f > 3	15% 10% part 1	de la companya de la	$\underline{\hspace{1cm}} \text{(Standard frequency ; } f_0 = 16\text{MHz})$					
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	
	fcLKi	CLK1	MIN/STD = Low		8.0		MHz	
Frequency			$MIN/\overline{STD} = High$		4.0		MHz	
risquorioy	ofclk2	CLK2	MIN/STD = Low		2.0	_	MHz	
x 11			MIN/STD = High	-	1.0	_	MHz	
	10 10 10 10 10 10 10 10 10 10 10 10 10 1	ali (1 de la composición del composición de la c	MIN/STD = Low MFM/FM = Low	10 m 1 m 1 m 1 m 1 m 1 m 1 m 1 m 1 m 1 m	2	_	μs	
Cycle time		WCLK and	MIN/STD = High MFM/FM = Low	_	232 4 11 12	187 <u></u>	μs ,	
Window width	twhwind	WINDOW	MIN/STD = Low MFM/FM = High	A CONTRACTOR	- 1 ·	+ },	μς	
	n exilin e (in the con-	and the state of t	MIN/STD = High MFM/FM = High	-	2	-	μs	
High level width	twhot	DATA	C _L = 15pF	110	125	140	ns	
High level width	twind	RD DATA	Alifa III III III III III III III III III I	150	_	_	ns	
VCO Oscillation frequency	fvco		CONTROL terminal = Vpp/2 External capacitance (0.1 µF) connected to OFFSET terminal	3.8	4.0	4.3	MHz	
VSO control voltage	Κ _V		IV _{DO} /2-CONTROL voltage ≤0.5V	1.0	1.2	1.4	MHz/V	
Sipply voltage rise time	V _R	_	Time for voltage to rise from 10% level to 90%	5			ms	