



Cache L1

SRAM

FPU

Cache générique

Logique de
contrôle



En-
bande

Hors-
bande

