

Processeur


L1 SpDCache

GRC

Logique



DRC



SRT

A

b

c

Hiérarchie mémoire