

Processeur

L1 SpDCache

GRC


A

b

Logique



DRC



SRT

R

A

b

c

Hiérarchie mémoire