


Processeur



R

L1 SpDCache


GRC

Logique




A

b



DRC



SRT

R

A

b

c

Hiérarchie mémoire