{"payload":{"header_redesign_enabled":false,"results":[{"id":"628925603","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"ValeriyAndreevichPushkarev/Add_16_bit","hl_trunc_description":"Contains synthesis results for adder(16 bit)","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":628925603,"name":"Add_16_bit","owner_id":130975795,"owner_login":"ValeriyAndreevichPushkarev","updated_at":"2023-07-10T14:48:08.553Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":55,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AValeriyAndreevichPushkarev%252FAdd_16_bit%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ValeriyAndreevichPushkarev/Add_16_bit/star":{"post":"x4bfn22RiHwoMhnp2FmEOY2mMwmNDDYAM0vqBaGh0mJB_UcgB97yTH8MoXbJNXUjjP4c_N8w9zvwlfMSwmobjw"},"/ValeriyAndreevichPushkarev/Add_16_bit/unstar":{"post":"1iq6QYpjoAs_5BvpLV4x_slyMoz1P-QEg1wCvKq0gWyYdNvvb2bBM9ZqzmZx2qGdJ3vYWyB0QSyoCg0R9a8J-g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"xJw4r-vqgirEVXpT0ZVZ--YJfY2zpJU6fl0nvAPrV_Nwnb7NsrpL7JjYSR1iWu4nOoe7jQXLm5IkfaPACCYcHQ"}}},"title":"Repository search results"}