
Assignment 1: Branch Predictor Implementation

In this assignment, you will explore the effectiveness of branch direction prediction (taken vs not taken) and branch target prediction using an actual program. Your task is to use the given branch prediction simulation infrastructure to evaluate the effectiveness of some simple branch prediction schemes. The simulation infrastructure can be downloaded from the class website (cbp2-infrastructure-v2.tar).

To do this, you'll implement a C++ branch prediction class (see readme contained in the tar file) that reads in the trace and simulates a Pentium M dynamic branch predictor. The Pentium M is a family of mobile 32-bit single-core x86 microprocessors specifically designed for mobility (notebook computers). Improved branch prediction was designed for increased performance as well as for reduced power consumption. The article "Experiment Flows and Microbenchmarks for Reverse Engineering of Branch Predictor Structures" discloses architecture details of Pentium M branch predictor with diagram below. In this homework, you will implement part of the Pentium M branch predictors used for branch direction prediction.







Figure. Pentium M branch predictors (Experiment Flows and Microbenchmarks for Reverse Engineering of Branch Predictor Structures, ISPASS 2009).



For further details, please use the diagram above as a reference. Additional information may be found in this paper http://www.ece.uah.edu/~milenka/docs/vuam_ispass09.pdf that can be downloaded from the class website.

Note that this homework only requires implementation of

- Branch outcome prediction based on global predictor and bimodal predictor (the blocks in blue labeled as Global predictor and Bimodal table/Bimodal outcome prediction). You can skip loop predictor.
- Branch target prediction can be skipped.

To finish this assignment, open my_predictor.h and implement the member functions of pm_perdicor class.

To compile the predictor, type *make* under ./cbp2-infrastructure-v2/src. You will see a binary program generated, *predict*. To test your local predictor, type *run traces* under ./cbp2-infrastructure-v2/.

Highlights

- *Not required to implement PIR and the hash between IR and PIR.*
- Please feel free to use any existing C++ code that implements a cache (just cite in your report the code you have used (not required to use or implement C++ class for cache).
- Instead of four-way global predictor, you can implement just a two-way global predictor.


An example of C++ cache implementation is here: https://github.com/NishadSaraf/L1-Cache-Simulator/

What to Turn In

Please submit your code to github: source code, a report (summarize what you did and results), and a readme file.

Appendix A. The entire Pentium M branch prediction unit.


Figure. Complete Pentium M branch prediction units.



Appendix B. Examples of branch predictors.


The hybrid branch prediction scheme implements two predictors, a local predictor using branch instruction location as index and the second global predictor comprising a four tables of 2 bit counters. You may re-use part of the gshare code for implementing the global predictor. Similar to the design used by Pentium M, when global predictor delivers a hit, the final prediction will be determined by selecting the prediction from the global predictor.

Gshare Branch Predictor




To demonstrate how the predictors work, we will use a simplified design and the example program in the second exam. Assume that instruction address has only 8 bits. The local predictor has 16 2 bit counters based on 4-bit index from branch instruction address. The global predictor has 2 tables instead of 4. Each table has 4 2-bit counters and the size of tag is 2.


Hybrid Predictor Example



Simplified Hybrid Predictors (only four bits are used for prediction)



Consider the following program (showing only branch instructions and their memory locations),



The table below records branch outcome history for the three branch instructions when the program is executed,

Branch History (1- taken, 0 – not taken)

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b
1	3	1	2	3	1	3	1	2	3	1	2	1	2	3	1	3	1	2	3	1	3	1
1	1	0	0	1	1	1	0	0	1	0	1	0	0	1	1	1	0	0	1	1	1	0

Table below tracks the value of GHR (4 bits), and branch prediction result.

Hybrid Predictor Results

Branch Address	Col-8			Col-7		Col-6	Col-5	Col-4	Col-3	Col-2	Col-1	
Address				001 /		001 0	2013	Cor i	C01 5	2012		
Outcome	Final		ons	Prediction	edictor	Global Pro	4-bit	GHR	Branch	Branch		
1 b1 01000100 1 (T) 0000 0001 0 01 NT No hit NT 2 b3 10010000 1 (T) 0001 0101 1 01 NT No hit NT 3 b1 01000100 0 (NT) 0011 0010 0 10 T No hit T 4 b2 01101100 0 (NT) 0110 1101 3 01 T No hit T 5 b3 10010000 1 (T) 1100 1000 2 00 NT No hit NT 6 b1 01000100 1 (T) 1001 1000 2 00 NT Hit, T T* 7 b3 10010000 1 (T) 0011 0111 1 1 T* No hit T* 8 b1 01000100 0 (NT) 0111 0110 1 1 0 T No hit T* <td>ediction</td> <td>Pre</td> <td></td> <td></td> <td></td> <td></td> <td>Result</td> <td></td> <td>Actual</td> <td>Address</td> <td colspan="2"></td>	ediction	Pre					Result		Actual	Address		
2 b3 10010000 1 (T) 0001 0101 1 01 NT No hit NT 3 b1 0100100 0 (NT) 0011 0010 0 10 T No hit T 4 b2 01101100 0 (NT) 0110 1101 3 01 T No hit T 5 b3 10010000 1 (T) 1100 1000 2 00 NT No hit NT 6 b1 01000100 1 (T) 1001 1000 2 00 NT Hit, T T* 7 b3 10010000 1 (T) 0011 0111 1 1 T No hit T* 8 b1 01000100 0 (NT) 0111 0110 1 01 T No hit T 9 b2 01101100 0 (NT) 1110 0101 1 01 T No hit T <t< td=""><td></td><td></td><td>Global</td><td>Local</td><td>Tag</td><td>Row</td><td>(after xor)</td><td></td><td>Outcome</td><td></td><td colspan="2"></td></t<>			Global	Local	Tag	Row	(after xor)		Outcome			
2 b3 10010000 1 (T) 0001 0101 1 01 NT No hit NT 3 b1 01000100 0 (NT) 0011 0010 0 10 T No hit T 4 b2 01101100 0 (NT) 0110 1101 3 01 T No hit T 5 b3 10010000 1 (T) 1100 1000 2 00 NT No hit NT 6 b1 01000100 1 (T) 1001 1000 2 00 NT Hit, T T* 7 b3 10010000 1 (T) 0011 0111 1 1 T No hit T* 8 b1 01000100 0 (NT) 0111 0110 1 01 T No hit T 9 b2 01101100 0 (NT) 1110 0101 1 01 T No hit T <											1	
3 b1 01000100 0 (NT) 0011 0010 0 10 T No hit T 4 b2 01101100 0 (NT) 0110 1101 3 01 T No hit T 5 b3 10010000 1 (T) 1100 1000 2 00 NT No hit NT 6 b1 01000100 1 (T) 1001 1000 2 00 NT Hit, T T* 7 b3 10010000 1 (T) 0011 0111 1 1 T No hit T* 8 b1 01000100 0 (NT) 0111 0101 1 0 T No hit T 9 b2 01101100 0 (NT) 1110 0101 1 01 T No hit T 10 b3 10010000 1 (T) 1100 1000 2 00 NT* Hit, T T*									, ,			
4 b2 01101100 0 (NT) 0110 1101 3 01 T No hit T 5 b3 10010000 1 (T) 1100 1000 2 00 NT No hit NT 6 b1 01000100 1 (T) 1001 1000 2 00 NT Hit, T T* 7 b3 10010000 1 (T) 0011 0111 1 11 T* No hit T* 8 b1 01000100 0 (NT) 0111 0110 1 10 T No hit T 9 b2 01101100 0 (NT) 1110 0101 1 01 T No hit T 10 b3 10010000 1 (T) 1100 1000 2 00 T* Hit, T T* 11 b1 01000100 0 (NT) 1001 1000 2 00 NT* No hit NT	Γ								` '			
5 b3 10010000 1 (T) 1100 1000 2 00 NT No hit NT 6 b1 01000100 1 (T) 1001 1000 2 00 NT Hit, T T* 7 b3 10010000 1 (T) 0011 0111 1 11 T* No hit T* 8 b1 01000100 0 (NT) 0111 010 1 01 T No hit T 9 b2 01101100 0 (NT) 1110 0101 1 01 T No hit T 10 b3 10010000 1 (T) 1100 1000 2 00 T* Hit, T T* 11 b1 01000100 0 (NT) 1001 1000 2 00 NT* Hit, T T 12 b2 01101100 1 (T) 0010 1001 2 01 NT* No hit NT				T					` ′	01 0001 00	b1	
6 b1 01000100 1 (T) 1001 1000 2 00 NT Hit, T T* 7 b3 10010000 1 (T) 0011 0111 1 1 T* No hit T* 8 b1 01000100 0 (NT) 0111 010 1 01 T No hit T 9 b2 01101100 0 (NT) 1110 0101 1 01 T No hit T 10 b3 10010000 1 (T) 1100 1000 2 00 T* Hit, T T* 11 b1 01000100 0 (NT) 1001 1000 2 00 NT* Hit, T T 12 b2 01101100 1 (T) 0010 1001 2 01 NT* No hit NT 13 b1 01000100 0 (NT) 1010 0001 1 00 NT* No hit NT		T	No hit	T	01	3	1101	0110	0 (NT)	01 1011 00	b2	
7 b3 10010000 1 (T) 0011 0111 1 11 T* No hit T* 8 b1 01000100 0 (NT) 0111 0110 1 10 T No hit T 9 b2 01101100 0 (NT) 1110 0101 1 01 T No hit T 10 b3 10010000 1 (T) 1100 1000 2 00 T* Hit, T T* 11 b1 01000100 0 (NT) 1001 1000 2 00 NT* Hit, T T 12 b2 01101100 1 (T) 0010 1001 2 01 NT No hit NT 13 b1 01000100 0 (NT) 0101 0100 1 00 NT* No hit NT 14 b2 01101100 0 (NT) 1010 0001 0 01 T Hit, NT NT <			No hit	NT	00	2	1000	1100	1 (T)	10 0100 00	b3	5
8 b1 01000100 0 (NT) 0111 0110 1 10 T No hit T 9 b2 01101100 0 (NT) 1110 0101 1 01 T No hit T 10 b3 10010000 1 (T) 1100 1000 2 00 T* Hit, T T* 11 b1 01000100 0 (NT) 1001 1000 2 00 NT* Hit, T T 12 b2 01101100 1 (T) 0010 1001 2 01 NT No hit NT 13 b1 01000100 0 (NT) 0101 0100 1 00 NT* No hit NT 14 b2 01101100 0 (NT) 1010 0001 0 01 T Hit, NT NT 15 b3 10010000 1 (T) 0100 0000 0 0 NT No hit T* <	:	T*	Hit, T	NT	00	2	1000	1001	1 (T)	01 0001 00	b1	6
9 b2 01101100 0 (NT) 1110 0101 T No hit T 10 b3 10010000 1 (T) 1100 1000 2 00 T* Hit, T T* 11 b1 01000100 0 (NT) 1001 1000 2 00 NT* Hit, T T 12 b2 01101100 1 (T) 0010 1001 2 01 NT No hit NT 13 b1 01000100 0 (NT) 0101 0100 1 00 NT* No hit NT 14 b2 01101100 0 (NT) 1010 0001 0 01 T Hit, NT NT 15 b3 10010000 1 (T) 0100 0000 0 0 T* No hit T* 16 b1 01000100 1 (T) 1001 1000 2 00 NT Hit, T T* 17 b	:	T*	No hit	T*	11	1	0111	0011	1 (T)	10 0100 00	b3	7
10 b3 10010000 1 (T) 1100 1000 2 00 T* Hit, T T* 11 b1 01000100 0 (NT) 1001 1000 2 00 NT* Hit, T T 12 b2 01101100 1 (T) 0010 1001 2 01 NT No hit NT 13 b1 01000100 0 (NT) 0101 0100 1 00 NT* No hit NT 14 b2 01101100 0 (NT) 1010 0001 0 01 T Hit, NT NT 15 b3 10010000 1 (T) 0100 0000 0 00 T* No hit T* 16 b1 01000100 1 (T) 1001 1000 2 00 NT Hit, T T* 17 b3 10010000 1 (T) 0011 011 1 1 NT* No hit NT*		T	No hit	T	10	1	0110	0111	0 (NT)	01 0001 00	b1	8
11 b1 01000100 0 (NT) 1001 1000 2 00 NT* Hit, T T 12 b2 01101100 1 (T) 0010 1001 2 01 NT No hit NT 13 b1 01000100 0 (NT) 0101 0100 1 00 NT* No hit NT 14 b2 01101100 0 (NT) 1010 0001 0 01 T Hit, NT NT 15 b3 10010000 1 (T) 0100 0000 0 00 T* No hit T* 16 b1 01000100 1 (T) 1001 1000 2 00 NT Hit, T T* 17 b3 10010000 1 (T) 0011 0111 1 1 T* No hit NT* 18 b1 01000100 0 (NT) 0111 0101 1 01 NT* No hit NT <td></td> <td>T</td> <td>No hit</td> <td>T</td> <td>01</td> <td>1</td> <td>0101</td> <td>1110</td> <td>0 (NT)</td> <td>01101100</td> <td>b2</td> <td>9</td>		T	No hit	T	01	1	0101	1110	0 (NT)	01 1011 00	b2	9
12 b2 01101100 1 (T) 0010 1001 2 01 NT No hit NT 13 b1 01000100 0 (NT) 0101 0100 1 00 NT* No hit NT 14 b2 01101100 0 (NT) 1010 0001 0 01 T Hit, NT NT 15 b3 10010000 1 (T) 0100 0000 0 00 T* No hit T* 16 b1 01000100 1 (T) 1001 1000 2 00 NT Hit, T T* 17 b3 10010000 1 (T) 0011 0111 1 1 T* No hit NT* 18 b1 01000100 0 (NT) 0111 0110 1 10 NT* No hit NT 19 b2 01101100 0 (NT) 1110 0101 1 01 NT* No hit NT <td>:</td> <td>T*</td> <td>Hit, T</td> <td>T*</td> <td>00</td> <td>2</td> <td>1000</td> <td>1100</td> <td>1 (T)</td> <td>10010000</td> <td>b3</td> <td>10</td>	:	T*	Hit, T	T*	00	2	1000	1100	1 (T)	10 0100 00	b3	10
13 b1 01000100 0 (NT) 0101 0100 1 00 NT* No hit NT 14 b2 01101100 0 (NT) 1010 0001 0 01 T Hit, NT NT 15 b3 10010000 1 (T) 0100 0000 0 00 T* No hit T* 16 b1 01000100 1 (T) 1001 1000 2 00 NT Hit, T T* 17 b3 10010000 1 (T) 0011 0111 1 1 T* No hit T* 18 b1 01000100 0 (NT) 0111 0110 1 10 NT* No hit NT 19 b2 01101100 0 (NT) 1110 0101 1 01 NT* No hit NT		T	Hit, T	NT*	00	2	1000	1001	0 (NT)	01 0001 00	b1	11
14 b2 01101100 0 (NT) 1010 0001 0 01 T Hit, NT NT 15 b3 10010000 1 (T) 0100 0000 0 00 T* No hit T* 16 b1 01000100 1 (T) 1001 1000 2 00 NT Hit, T T* 17 b3 10010000 1 (T) 0011 0111 1 11 T* No hit T* 18 b1 01000100 0 (NT) 0111 0110 1 10 NT* No hit NT 19 b2 01101100 0 (NT) 1110 0101 1 01 NT* No hit NT	Г	NJ	No hit	NT	01	2	1001	0010	1 (T)	01 1011 00	b2	12
15 b3 10010000 1 (T) 0100 0000 0 00 T* No hit T* 16 b1 01000100 1 (T) 1001 1000 2 00 NT Hit, T T* 17 b3 10010000 1 (T) 0011 0111 1 11 T* No hit T* 18 b1 01000100 0 (NT) 0111 0110 1 10 NT* No hit NT 19 b2 01101100 0 (NT) 1110 0101 1 NT* No hit NT	Г*	NJ	No hit	NT*	00	1	0100	0101	0 (NT)	01 0001 00	b1	13
16 b1 01000100 1 (T) 1001 1000 2 00 NT Hit, T T* 17 b3 10010000 1 (T) 0011 0111 1 11 T* No hit T* 18 b1 01000100 0 (NT) 0111 0110 1 10 NT* No hit NT 19 b2 01101100 0 (NT) 1110 0101 1 01 NT* No hit NT	Г*	NJ	Hit, NT	T	01	0	0001	1010	0 (NT)	01 1011 00	b2	14
17 b3 10010000 1 (T) 0011 0111 1 11 T* No hit T* 18 b1 01000100 0 (NT) 0111 0110 1 10 NT* No hit NT 19 b2 01101100 0 (NT) 1110 0101 1 01 NT* No hit NT	:	T*	No hit	T*	00	0	0000	0100	1 (T)	10 0100 00	b3	15
18 b1 01000100 0 (NT) 0111 0110 1 10 NT* No hit NT 19 b2 01101100 0 (NT) 1110 0101 1 01 NT* No hit NT	:	T*	Hit, T	NT	00	2	1000	1001	1 (T)	01 0001 00	b1	16
19 b2 01101100 0 (NT) 1110 0101 1 01 NT* No hit NT	:	T*	No hit	T*	11	1	0111	0011	1 (T)	10 0100 00	b3	17
01202200 ()	Г*	NI	No hit	NT*	10	1	0110	0111	0 (NT)	01 0001 00	b1	18
	r *	NT	No hit	NT*	01	1	0101	1110	0 (NT)		b 2	19
	•	T*	Hit, T	T	00	2	1000	1100	1 (T)	10 0100 00	b3	20
21 b1 01000100 1 (T) 1001 1000 2 00 NT Hit, T T*	•	T*	,	NT	00		1000				b1	21
22 b3 10010000 1 (T) 0011 0111 1 1 T No hit T*			· · · · · · · · · · · · · · · · · · ·						` '			

Local Predictor

Col-1 Col-2				Col	Col-3													Col-4		
			16 2-bit Counters														Predicti			
			4-bit Index															on		
				0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
1	b1	T	1	0	1*	2	3	0	1	2	3	0	1	2	3	0	1	2	3	NT
2	b3	T	4		2			0*							3					NT
3	b1	NT	1		2*			1							3					T
4	b2	NT	11		1			1							3*					T
5	b3	T	4		1			1*							2					NT
6	b1	T	1		1*			2							2					NT
7	b3	T	4		2			2*							2					T*
8	b1	NT	1		2*			3							2					T
9	b2	NT	11		1			3							2*					T
10	b3	T	4		1			3*							1					T*
11	b1	NT	1		1*			3							1					NT*
12	b2	T	11		0			3							1*					NT
13	b1	NT	1		0*			3							2					NT*
14	b2	NT	11		0			3							2*					T
15	b3	T	4		0			3*							1					T*
16	b1	T	1		0*			3							1					NT
17	b3	T	4		1			3*							1					T*
18	b1	NT	1		1*			3							1					NT*
19	b2	NT	11		0			3							1*					NT*
20	В3	T	4		0			3*							0					T*
21	B1	T	1		0*			3							0					NT
22	В3	T	4		1			3*							0					T*

Global Predictor

		Col-2		Col-3				Col-4			Col-5	Col-6	
						Counters			4 2-bit	Counters	3		
					(w	/ay0)			(w	ay1)		Hit	Prediction
		Row	Tag	valid	Tag	2bc	LRU	Valid	Tag	2bc	LRU	-	
1	b1	0	01	0*	0	0	1	0*	0	3	0	No hit	NT
	T			0	0	1	1	0	0	2	0		
				0	0	2	1	0	0	1	0		
				0	0	3	1	0	0	0	0		
2	b3	1	01	1	01	1	0	0	0	3	1	No hit	NT
	T			0*	0	1	1	0	0	2	0	_	
				0	0	2	1	0	0	1	0		
				0	0	3	1	0	0	0	0		
3	b1	0	10	1	01	1	0	0*	0	3	1	No hit	T
	N			1	01	2	0	0	0	2	1		
	T			0	0	2	1	0	0	1	0		
				0	0	3	1	0	0	0	0		
4	b2	3	01	1	01	1	1	1	10	2	0	No hit	T
	N			1	01	2	0	0	0	2	1		
	T			0	0	2	1	0	0	1	0		
				0*	0	3	1	0	0	0	0		
5	b3	2	00	1	01	1	1	1	10	2	0	No hit	T
	T			1	01	2	0	0	0	2	1		
				0*	0	2	1	0	0	1	0		
				1	01	2	0	0	0	0	1		
6	b1	2	00	1	01	1	1	1	10	2	0	Hit	T*
	T			1	01	2	0	0	0	2	1		
				1*	00	3	0	0	0	1	1		
				1	01	2	0	0	0	0	1		
7	b3	1	11	1	01	1	1	1	10	2	0	No hit	T
	T			1	01	2	0	0*	0	2	1		
				1	00	3	0	0	0	1	1		
				1	01	2	0	0	0	0	1		
8	b1	1	10	1	01	1	1	1	10	2	0	No hit	T
	N			1*	01	2	1	1	11	3	0		
	T			1	00	3	0	0	0	1	1		
				1	01	2	0	0	0	0	1		
9	b2	1	01	1	01	1	1	1	10	2	0	No hit	T
	N			1	10	1	0	1*	11	3	1		
	T			1	00	3	0	0	0	1	1		
				1	01	2	0	0	0	0	1		
10	b3	2	00	1	01	1	1	1	10	2	0	Hit	T *
	T			1	10	1	1	1	01	2	0		
				1*	00	3	0	0	0	1	1		
				1	01	2	0	0	0	0	1		
11	b1	2	00	1	01	1	1	1	10	2	0	Hit	T
	N			1	10	1	1	1	01	2	0		
	T			1*	00	3	0	0	0	1	1]	
				1	01	2	0	0	0	0	1		

Col-	1	Col-2		Col-3				Col-4				Col-5	Col-6
						Counters vay0)				Counters (ay1)	S	Hit	Prediction
		Row	Tag	valid	Tag	2bc	LRU	Valid	Tag	2bc	LRU		
12	b2	2	01	1	01	1	1	1	10	2	0	No hit	NT
	T			1	10	1	1	1	01	2	0		
				1	00	2	0	0*	0	1	1		
				1	01	2	0	0	0	0	1		
13	b1	1	00	1	01	1	1	1	10	2	0	No hit	NT
	N			1*	10	1	1	1	01	2	0		
	T			1	00	2	1	1	01	2	0		
				1	01	2	0	0	0	0	1		
14	b2	0	01	1*	01	1	1	1	10	2	0	Hit	NT*
	N			1	00	0	0	1	01	2	1		
	T			1	00	2	1	1	01	2	0		
				1	01	2	0	0	0	0	1		
15	b3	0	00	1	01	0	0	1*	10	2	1	No hit	T
	T			1	00	0	0	1	01	2	1		
				1	00	2	1	1	01	2	0		
				1	01	2	0	0	0	0	1		
16	b1	2	00	1	01	0	1	1	00	3	0	Hit	T*
	T			1	00	0	0	1	01	2	1		
				1*	00	2	1	1	01	2	0		
				1	01	2	0	0	0	0	1		
17	В3	1	11	1	01	0	1	1	00	3	0	No hit	T
	T			1	00	0	0	1*	01	2	1		
				1	00	3	0	1	01	2	1		
				1	01	2	0	0	0	0	1		
18	B1	1	10	1	01	0	1	1	00	3	0	No hit	NT
	N			1*	00	0	1	1	11	3	0		
	T			1	00	3	0	1	01	2	1		
				1	01	2	0	0	0	0	1		
19	B2	1	01	1	01	0	1	1	00	3	0	No hit	T
	N			1	10	0	0	1*	11	3	1		
	T			1	00	3	0	1	01	2	1		
				1	01	2	0	0	0	0	1		
20	В3	2	00	1	01	0	1	1	00	3	0	Hit	T*
	T			1	10	0	1	1	01	2	0		
				1*	00	3	0	1	01	2	1		
				1	01	2	0	0	0	0	1		
21	B1	2	00	1	01	0	1	1	00	3	0	Hit	T*
	T			1	10	0	1	1	01	2	0		
				1*	00	3	0	1	01	2	1		
				1	01	2	0	0	0	0	1		
22	В3	1	11	1	01	0	1	1	00	3	0	No hit	NT
	T			1*	10	0	1	1	01	2	0		
				1	00	3	0	1	01	2	1		
				1	01	2	0	0	0	0	1		
	<u> </u>		<u> </u>	1	U1	4	U	U	U	U	1		