Ref Doc			UAL Code				Bits													Flags			
Ref	Doc	Description	Instruction	(	Operand	es	15	14	13	12	11	10	9	8	7 6	5 4 3	2 1 0	С	٧	N	Z		
		Shift , add, sub, mov						" "		•	pcod	e				" " "	" " "		"				
	1	Logical Shift Left	LSLS	Rd	Rm	imm5	0	0	0	0	0			imm5		Rm	Rd	х		х	х		
	2	Logical Shift Right	LSRS	Rd	Rm	imm5	0	0	0	0	1			imm5		Rm	Rd	х		х	х		
	3	Arithmetic Shift Right	ASRS	Rd	Rm	imm5	0	0	0	1	0			imm5		Rm	Rd	х		х	х		
p.30	4	Add register	ADDS	Rd	Rn	Rm	0	0	0	1	1	0	0		Rm	Rn	Rd	х	х	х	х		
۵	5	Substract register	SUBS	Rd	Rn	Rm	0	0	0	1	1	0	1		Rm	Rn	Rd	х	х	х	х		
	6	Add 3-bit immediate	ADD3	Rd	Rn	imm3	0	0	0	1	1	1	0		imm3	Rn	Rd	х	х	х	х		
11.1.1	7	Substract 3-bit immediate	SUB3	Rd	Rn	imm3	0	0	0	1	1	1	1		imm3	Rn	Rd	х	x	х	x		
11	8	Move	MOVS	Rd	imm8		0	0	1	0	0		Rd			imm8				х	х		
	9	Compare	CMPS	Rd	imm8		0	0	1	0	1		Rd			imm8		х	x	x	х		
	10	Add 8-bit immediate	ADDS8	Rdn	imm8		0	0	1	1	0		Rdn			imm8		х	x	x	х		
	11	Substract 8-bit immediate	SUBS8	Rdn	imm8		0	0	1	1	1		Rdn			imm8		х	x	х	x		
		Data Processing											opcode										
11.12 p.36	1	Bitwise AND	ANDS	Rdn	Rm		0	1	0	0	0	0	0	0	0 0		Rdn	0		х	х		
	2	Exclusive OR	EORS	Rdn	Rm		0	1	0	0	0	0	0	0	0 1		Rdn	1		х	х		
	3	Logical Shift Left	LSLS	Rdn	Rm		0	1	0	0	0	0	0	0	1 0		Rdn	х		х	x		
	4	Logical Shift Right	LSRS	Rdn	Rm		0	1	0	0	0	0	0	0	1 1		Rdn	х		х	х		
	5	Arithmetic Shift Right	ASRS	Rdn	Rm		0	1	0	0	0	0	0	1	0 0		Rdn	х		х	х		
	6	Add with Carry	ADCS	Rdn	Rm		0	1	0	0	0	0	0	1	0 1		Rdn	х	x	x	х		
	7	Substract with Carry	SBCS	Rdn	Rm		0	1	0	0	0	0	0	1	1 0		Rdn	х	x	х	х		
	8	Rotate Right	RORS	Rdn	Rm		0	1	0	0	0	0	0	1	1 1		Rdn	х		х	х		
	9	Set Flags on bitwise AND	TSTS	Rdn	Rm		0	1	0	0	0	0	1	0	0 0		Rn	0		х	х		
	10	Reverse Substract from 0	RSBS	Rd	Rn		0	1	0	0	0	0	1	0	0 1		Rd	0	x	x	х		
	11	Compare Registers	CMPS	Rn	Rm		0	1	0	0	0	0	1	0	1 0		Rn	х	X	х	X		
	12	Compare Negative	CMNS	Rn	Rm		0	1	0	0	0	0	1	0	1 1		Rn	х	х	х	х		
	13	Logical OR	ORRS	Rdn	Rm		0	1	0	0	0	0	1	1	0 0		Rdn	0		x	X		
	14	Multiply Two Registers	MULS	Rdm	Rn	Rdm	0	1	0	0	0	0	1	1	0 1		Rdm			х	X		
	15	Bit Clear	BICS	Rdn	Rm		0	1	0	0	0	0	1	1	1 0		Rdn	0		x	X		
	16	Bitwise NOT	MVNS	Rd	Rm		0	1	0	0	0	0	1	1	1 1	Rm	Rd	1		X	х		
		Load/Store										opcode											
11.1.3	1	Store Register	STR	Rt	imm8	SP	1	0	0	1	0					imm8							
p.41	2	Load Register	LDR	Rt	imm8	SP	1	0	0	1	1	Rt				imm8							
		Miscellaneous 16-bit instructions										opcode											
11.1.4	1	Add Immediate to SP	ADD	SP	imm7	SP	1	0	1	1	0	0	0	0	-	0 imm7							
p.42	2	Substract Immediate from SP	SUB	SP	imm7	SP	1	0	1	1	0	0	0	0	1	imn	17						
		Branche conditionnelle										cond								_	_		
11.1.5		Equal	EQ		1 1 0 1 0 0 0 0			imm8				1											
p.42		Less than	NE				1	1	0	1	0	0	0	1		imm8					0		
		Carry Set	CS ou HS				1	1	0	1	0	0	1	0		imm8		1					
		Carry clear	CC ou LO				1	1	0	1	0	0	1	1		imm8		0					
		Minus, negative	MI				1	1	0	1	0	1	0	0		imm8				1			
		Plus, positive or zero	PL				1	1	0	1	0	1	0	1		imm8				0			
		Overflow	VS				1	1	0	1	0	1	1	0		imm8			1				
		No overflow	VC				1	1	0	1	0	1	1	1		imm8		H-	0		_		
		Unsigned higher	HI				1	1	0						1			0					
		Unsigned lower or same	LS				1	1	0	1	1	0	0	1	imm8					ou Z==:	1		
		Signed, greater than or equal	GE				1	1	0	1	1	0	1	0		imm8				== V			
		Less than signed					1	0								!= V							
		Greater than signed						_			1	1	0	0		imm8 imm8			N==V	t N ==	0		
		Signed less than or equal	LE				1	1	0	1	1	1	0	1					-= 0 6	I IN ==	•		
		Always  Branche non conditionnelle	AL				1	1	0	0	1 0	1	1	0	imm8								
		prunche non conditionnelle	В				1	1	1	U	U					imm11							