Ref Doc			UAL Code				Bits													F	lags	
Ref	Doc	Description	Instruction		Operand	es	15	14	13	12	11	10	9	8	7	6	5 4 3	2 1 0	С	٧	N	Z
		Shift , add, sub, mov	"					" ,			рсос	le		1				" " "				
	1	Logical Shift Left	LSLS	Rd	Rm	imm5	0	0	0	0	0			imm	5		Rm	Rd	х		х	х
	2	Logical Shift Right	LSRS	Rd	Rm	imm5	0	0	0	0	1			imm5	5		Rm	Rd	х		х	х
	3	Arithmetic Shift Right	ASRS	Rd	Rm	imm5	0	0	0	1	0			imm5	5		Rm	Rd	х		х	х
p.30	4	Add register	ADDS	Rd	Rn	Rm	0	0	0	1	1	0	0		Rm		Rn	Rd	х	х	х	х
ď	5	Substract register	SUBS	Rd	Rn	Rm	0	0	0	1	1	0	1		Rm		Rn	Rd	х	х	х	х
	6	Add 3-bit immediate	ADD3	Rd	Rn	imm3	0	0	0	1	1	1	0		imm3	1	Rn	Rd	х	х	х	х
11.1.1	7	Substract 3-bit immediate	SUB3	Rd	Rn	imm3	0	0	0	1	1	1	1		imm3	1	Rn	Rd	х	х	х	х
17	8	Move	MOVS	Rd	imm8		0	0	1	0	0		Rd				imm8				х	х
	9	Compare	CMPS	Rd	imm8		0	0	1	0	1		Rd				imm8		х	х	х	х
	10	Add 8-bit immediate	ADDS8	Rdn	imm8		0	0	1	1	0		Rdn				imm8		х	х	х	х
	11	Substract 8-bit immediate	SUBS8	Rdn	imm8		0	0	1	1	1		Rdn				imm8		х	х	х	х
		Data Processing												opcode								
11.1.2 p.35	1	Bitwise AND	ANDS	Rdn	Rm		0	1	0	0	0	0	0	0	0	0	Rm	Rdn	0		х	х
	2	Exclusive OR	EORS	Rdn	Rm		0	1	0	0	0	0	0	0	0	1	Rm	Rdn	1		х	х
	3	Logical Shift Left	LSLS	Rdn	Rm		0	1	0	0	0	0	0	0	1	0	Rm	Rdn	х		X	Х
	4	Logical Shift Right	LSRS	Rdn	Rm		0	1	0	0	0	0	0	0	1	1	Rm	Rdn	х		X	Х
	5	Arithmetic Shift Right	ASRS	Rdn	Rm		0	1	0	0	0	0	0	1	0	0	Rm	Rdn	х		х	х
	6	Add with Carry	ADCS	Rdn	Rm		0	1	0	0	0	0	0	1	0	1	Rm	Rdn	х	х	х	х
	7	Substract with Carry	SBCS	Rdn	Rm		0	1	0	0	0	0	0	1	1	0	Rm	Rdn	х	х	х	х
	8	Rotate Right	RORS	Rdn	Rm		0	1	0	0	0	0	0	1	1	1	Rm	Rdn	х		х	х
	9	Set Flags on bitwise AND	TSTS	Rdn	Rm		0	1	0	0	0	0	1	0	0	0	Rm	Rn	0		х	х
	10	Reverse Substract from 0	RSBS	Rd	Rn		0	1	0	0	0	0	1	0	0	1	Rn	Rd	0	X	х	х
	11	Compare Registers	CMPS	Rn	Rm		0	1	0	0	0	0	1	0	1	0	Rm	Rn Rn	х	X		х
	12	Compare Negative	CMNS	Rn	Rm		0	1	0	0	0	0	1	0	1	1	Rm Rm	Rdn	x	х	х	х
	13	Logical OR	ORRS	Rdn	Rm	D.I.	0	1	0	0	0	0	1	1	0	0	Rn	Rdm	0	-	х	х
	14 15	Multiply Two Registers	MULS BICS	Rdm	Rn	Rdm	0	1	0	0	0	0	1	1	0	0	Rm	Rdn	0	-	х	х
		Bit Clear		Rdn	Rm		_	_		_			-				Rm	Rd		-	х	х
	16	Bitwise NOT Load/Store	MVNS	Rd	Rm		0	1	0	0	0	0	1	1	1	1	MIII	Nu	1	_	х	х
44.4.0			070 00 000				1			opcode			Rt				imm8					
11.1.3 p.41	2	Store Register	STR Rt imm8 SP					0	0	1	0				imm8							
p.41	2	Load Register Miscellaneous 16-bit instructions	LDR	Rt	imm8	SP	1	U	U	1	1	орсос							-			
11.1.4	1	Add Immediate to SP	ADD	SP	imm7	SP	1	0	1	1	0					imm7						
p.42	2	Substract Immediate from SP	SUB	SP	imm7	SP	1	0	1	1	0	0	0	0	1 imm7							
p.42		Branche conditionnelle	308	OI .	1111117	JI .		0	-	1	Ü		dition	0	-				-			
11.1.5		Egalité	EQ		T	1	1	1	0	1	0	0	0	0			imm8			1		1
p.42		Différence	NE NE				1	1	0	1	0	0	0	1			imm8			+	+	0
p.42		Retenue	CS ou HS				1	1	0	1	0	0	1	0			imm8		1		+	-
		Pas de retenue	CC ou LO		1		1	1	0	1	0	0	1	1			imm8		0			_
		Négatif	MI		1		1	1	0	1	0	1	0	0			imm8		Ľ		1	_
		positif ou nul	PL		1		1	1	0	1	0	1	0	1			imm8			+	0	_
		Dépassement de capacité	VS				1	1	0	1	0	1	1	0			imm8			1	Ť	1
		Pas dépassement capacité	vc				1	1	0	1	0	1	1	1			imm8			0		$\overline{}$
		Supérieur (non signé)	HI				1	1	0	1	1	0	0	0			imm8		1			0
		Inf. ou égal (non signé)	LS				1	1	0	1	1	0	0	1			imm8			C==1	ou Z=	
		Supérieur ou égal (signé)	GE				1	1	0	1	1	0	1	0			imm8				I == V	
		Inférieur (signé)	LT				1	1	0	1	1	0	1	1			imm8			N	!= V	
		Supérieur (signé)	GT				1	1	0	1	1	1	0	0		imm8				N==	٧	0
		Inf. ou égal (signé)	LE			1 1 0 1 1 0 1 imm				imm8		Z == 0 et N == V			= V							
		toujours vrai	AL				1	1	0	1	1	1	1	0		imm8						
		Branche non conditionnelle	В				1	1	1	0	0			•	•		imm11					