

COURSE: VLSI design methodologies

# Project Report

Done by:

V.Veerraju choudhary

21BEC1652

# Serial peripheral interface (SPI)

## Introduction

Serial Peripheral Interface (SPI) is a master – slave type protocol that provides a simple and low cost interface between a microcontroller and its peripherals ICs such as sensors, ADC's, DAC's, shift register, SRAM and others. In SPI protocol, there can be only one master but many slave devices.


The SPI bus consists of 4 signals or pins. They are

- Master – Out / Slave – In (MOSI)
- Master – In / Slave – Out (MISO)
- Serial Clock (SCLK) and
- Slave Select (SS)

Data is exchanged simultaneously between devices in a serial manner (shifted out serially and shifted in serially). Serial clock line synchronizes shifting and sampling of information on two serial data lines. A slave select line allows individual selection of slave SPI devices

## Architecture of SPI Master Core

The SPI Master core consists of three parts shown in the following figure:



Features of SPI Master Core:

- Full duplex synchronous serial data transfer
- Variable length of transfer word up to 128 bits
- MSB or LSB first data transfer
- Rx and Tx on both rising or falling edge of serial clock independently
- 8 slave select lines
- Fully static synchronous design with one clock domain
- Technology independent Verilog
- Fully synthesizable

Module “spi.defines.v” is used to initialize all the variable values related to registers ( CTRL, SS, DIVIDER and SPI Registers).

Control and Status Register bus is as follows:

Bit#	31:14	13	12	11	10	9	8	7	6:0
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
Name	Reserved	ASS	IE	LSB	TX_NEG	RX_NEG	GO_BUSY	Reserved	CHAR_LEN

Slave Select Register bus is as follows:

Bit#	31:8	7:0
Access	R	R/W
Name	Reserved	SS

Divider Register bus is as follows:


Bit#	31:16	15:0
Access	R	R/W
Name	Reserved	DIVIDER

TxX and RxX Register bus are as follows:

Bit#	31:0
Access	R
Name	Rx

Bit#	31:0
Access	R/W
Name	Tx

### Clock generator



### **Functionality:**

In an SPI (Serial Peripheral Interface) project, a clock generator plays a pivotal role in the reliable transmission of data between master and slave devices. This component is responsible for generating the crucial clock signal, commonly known as SCLK (Serial Clock), which synchronizes the data exchange. Let's delve into the various functions and significance of a clock generator in an SPI project:

Module Declaration: Defines the module spi\_clgen with input and output ports.

- Inputs:

- wb\_clk\_in: Input clock signal.
- wb\_rst: Reset signal.
- go: Signal indicating the start of the transfer.
- tip: Signal indicating whether a transfer is in progress.
- last\_clk: Signal indicating the last clock edge of the transfer.
- divider: Input value determining the clock divider for generating the SPI clock.

- Outputs:

- sclk\_out: Output SPI clock signal.
- cpol\_0: Output signal indicating the pulse marking the positive edge of the SPI clock.
- cpol\_1: Output signal indicating the pulse marking the negative edge of the SPI clock.

The clock generator block generates two clock signals: rx\_clk and tx\_clk. These clock signals are used to control the receive and transmit operations of the SPI shift register. The generation of these clocks is based on the input signals rx\_negedge, tx\_negedge, last, sclk, cpol\_0, and cpol\_1


The value given to divider field is the frequency divider of the system clock wb\_clk\_i to generate the serial clock on the output sclk\_pad\_o. The desired frequency is obtained according to the following equation:

$$f_{sclk} = \frac{f_{wb\_clk}}{(DIVIDER+1)*2}$$


The rx\_clk signal is generated by combining the rx\_negedge input signal and the logical OR of last and sclk. It is used as the receive clock enable. The tx\_clk signal is generated by combining the tx\_negedge input signal and the logical AND of last and the selected clock polarity (cpol\_0 or cpol\_1). It is used as the transmit clock enable.

The clock generator block ensures that the clock signals are generated appropriately based on the specified clock polarities and the transfer status (last). This enables proper synchronization and timing control for the SPI shift register module during data transmission and reception.

output



## Shift register



Module Declaration: Defines the module spi\_shift\_register with input and output ports.

- Input:

- rx\_negedge: Input signal, indicates the negative edge of the receive clock.
- tx\_negedge: Input signal, indicates the negative edge of the transmit clock.
- byte\_sel: 4-bit input signal used for byte selection.
- latch: Input signal used for latch control.
- len: 32-bit input signal representing the length of the character.
- p\_in: 32-bit input signal for the incoming data.
- wb\_clk\_in: Input clock signal (system clock).
- wb\_rst: Input reset signal.
- go: Input signal to initiate the transfer.
- miso: Input signal for the master input slave output.
- lsb: Input signal indicating the least significant bit.
- cpol\_0: Input signal for the pulse marking the positive edge of the sclk\_out.
- cpol\_1: Input signal for the pulse marking the negative edge of the sclk\_out.

- Output:

- p\_out: Output signal representing the shifted data from the shift register. It is SPI\_MAX\_CHAR bits wide.
- last: Output signal indicating whether the last character is being transmitted or received.
- mosi: Output signal representing the serial output data from the shift register.
- tip: Output signal indicating if a transfer is in progress or not.
- rx\_clk: Output signal representing the receive clock enable.
- tx\_clk: Output signal representing the transmit clock enable.

- Internal Registers:

- char\_count: Register used for counting the number of bits in a character.
- master\_data: Register representing the shift register holding the data.
- tx\_bit\_pos: Register indicating the next bit position for transmission.
- rx\_bit\_pos: Register indicating the next bit position for reception.

The shift register module takes various inputs such as clock signals, data selection, data input, and control signals. The module includes internal registers for storing data, bit positions for data shifting, and a counter for character bit tracking.

It calculates the transfer in progress and the last character indicator. It also calculates the serial output based on the clock signals and the current bit position.

The module handles the calculation of the bit positions for both transmission and reception based on the configuration. The output is the shifted data from the shift register. The module also supports data latching.





## SPI Top Block

It interfaces with a Wishbone bus and provides communication with a master device using the SPI protocol.

- Inputs:

- `wb_clk_in`: Clock input for the Wishbone bus.
- `wb_rst_in`: Reset input for the Wishbone bus.
- `wb_adr_in`: Address input for the Wishbone bus.
- `wb_dat_in`: Data input for the Wishbone bus.
- `wb_sel_in`: Select input for the Wishbone bus.
- `wb_we_in`: Write enable input for the Wishbone bus.
- `wb_stb_in`: Strobe input for the Wishbone bus.
- `wb_cyc_in`: Cycle input for the Wishbone bus.
- `miso`: Master Input Slave Output (MISO) signal

- Outputs:

- `wb_dat_o`: Data output for the Wishbone bus.
- `wb_ack_out`: Acknowledge output for the Wishbone bus.
- `wb_int_o`: Interrupt output for the Wishbone bus.
- `sclk_out`: Clock output for the SPI interface.
- `mosi`: Master Output Slave Input (MOSI) signal.
- `ss_pad_o`: Slave select output for the SPI interface.

The code instantiates two sub-modules: `"spi_clgen"` and `"spi_shift_reg"`.

- `"spi_clgen"` generates the SPI clock signal based on the input clock and control signals.
- `"spi_shift_reg"` handles the data shifting and synchronization for SPI communication.

It decodes addresses to read from specific registers and provides output data and acknowledgment signals. It also supports interrupt generation and slave device selection. Overall, it serves as a complete SPI controller for data transfer between a master and multiple slave devices.

## Wishbone Master Module Interface

SPI Master acts as a slave to Wishbone Interface. Wishbone master communicates with the host. Bus signals of Wishbone master are as follows:

Port	Width	Direction	Description
wb_clk_i	1	Input	Master clock
wb_rst_i	1	Input	Synchronous reset, active high
wb_adr_i	5	Input	Lower address bits
wb_dat_i	32	Input	Data towards the core
wb_dat_o	32	Output	Data from the core
wb_sel_i	4	Input	Byte select signals
wb_we_i	1	Input	Write enable input
wb_stb_i	1	Input	Strobe signal/Core select input
wb_cyc_i	1	Input	Valid bus cycle input
wb_ack_o	1	Output	Bus cycle acknowledge output
wb_err_o	1	Output	Bus cycle error output
wb_int_o	1	Output	Interrupt signal output

Table 1: Wishbone interface signals

All output WISHBONE signals are registered and driven on the rising edge of wb\_clk\_i. All input WISHBONE signals are latched on the rising edge of wb\_clk\_i.

Module Declaration: Defines the module wishbone\_master with input and output ports.

● Inputs:

- clk\_in: The clock input for the module.
- rst\_in: The reset input for the module.
- ack\_in: The acknowledgment input from the slave device.
- err\_in: The error input from the slave device.
- dat\_in: The data input for write operations.

● Outputs:

- adr\_o: The address output for the Wishbone master.
- cyc\_o: The cycle output for initiating a Wishbone transaction.
- stb\_o: The strobe output for indicating the start of a Wishbone transaction.
- we\_o: The write enable output for write operations.
- dat\_o: The data output for read operations.
- sel\_o: The select output for selecting the active byte lanes.

The module contains a task called "initialize" for initializing the internal signals of the module. It also contains a task called single\_write for performing a single write operation. It sets the internal signals adr\_temp, sel\_temp, we\_temp, dat\_temp, cyc\_temp, and stb\_temp based on the provided inputs. It waits for the acknowledgment signal (ack\_in) to go low before resetting the internal signals.


The module uses sequential blocks (always@(posedge clk\_in)) to assign values to the output signals based on the internal signals. The rst\_in signal is used to handle reset conditions for cyc\_o and stb\_o.

Overall, the wishbone\_master module provides control and data signals for interacting with a Wishbone slave device, allowing for read and write operations.

## Slave Module Interface

The master can choose which slave it wants to talk to by setting the slave's SS line to a low voltage level. In the idle, non-transmitting state, the slave select line is kept at a high voltage level. Multiple SS pins may be available on the master, which allows for multiple slaves to be wired in parallel. If only one SS pin is present, multiple slaves can be wired to the master by daisy-chaining.

SPI Slave module here just behaves as a "slave" to test for the code results. It is not an actual slave.



Bus Signals for SPI slave module are as follows:

Port	Width	Direction	Description
/ss_pad_o	8	Output	Slave select output signals
sclk_pad_o	1	Output	Serial clock output
mosi_pad_o	1	Output	Master out slave in data signal output
miso_pad_i	1	Input	Master in slave out data signal input

Table 2: SPI external connections

Module Declaration: Defines the module spi\_slave with input and output ports.

- Inputs:

- sclk: The serial clock input for synchronization.
- mosi: The input signal representing the data received from the SPI master.
- ss\_pad\_o: A multi-bit output signal representing the chip select lines for the SPI slave.

- Output:

- miso: The output signal representing the data to be transmitted from the SPI slave.

- Internal signals:


- rx\_slave: A register indicating whether the SPI slave is in receive mode.
- tx\_slave: A register indicating whether the SPI slave is in transmit mode.
- temp1: A 128-bit register used for temporary storage of received data.
- temp2: A 128-bit register used for temporary storage of received data.

On the negedge of sclk, if the slave is in receive mode (rx\_slave is high) and not in transmit mode (tx\_slave is low), the value in temp1 is assigned to miso1.

The miso signal is assigned as the logical OR of miso1 and miso2, which represents the data to be transmitted from the SPI slave.

## Test Case Module Waveforms

-



b. RX nedge = 0 and TX nedge = 1

