#### 1

# **ASM ASSIGNMENT**

### **BOLLA VAMSIKRISHNA**

# bollavamsi04@gmail.com

# IITH - Future Wireless Communications (FWC)

#### **CONTENTS**

#### I **QUESTION** 1 II **COMPONENTS** 1 Ш CIRCUIT DIAGRAM 1 IV**PROCEDURE** 1 $\mathbf{V}$ TRUTH TABLE 1 V-A LOGIC . . . . . . . . . . . . . . . 1 VILED OUTPUT 2 VII OSCILLOSCOPE VISUALIZATION 2 VIII CONCLUSION 2

### I. QUESTION

Devolop a Nand gate  $(\overline{A}.\overline{B})$  or  $(\overline{A}+\overline{B})$  using 2x1 MUX , verify its output using an LED.

#### II. COMPONENTS

Component	Values	Quantity
Arduino	UNO	1
JumperWires	M-M	2
Breadboard		1
LED		1
Resistor	220ohms	1

#### Table.COMPONENTS

### III. CIRCUIT DIAGRAM




Fig. 1. NAND GATE USING 2X1 MUX

#### IV. PROCEDURE

- 1) Connect the anode (longer leg) of the LED to digital pin 13 (PB5) on the Arduino Uno.
- 2) Connect the cathode (shorter leg) of the LED to a current-limiting resistor (e.g., 220 ohms).
- 3) Connect the other end of the current-limiting resistor to the GND (ground) pin on the Arduino Uno.

#### V. TRUTH TABLE




Fig. 2. NAND GATE TRUTH TABLE

#### A. LOGIC

From the Circuit diagram we get

$$F = \overline{A} + A \cdot \overline{B} \tag{1}$$

Using Redundancy law

$$F = \overline{A} + \overline{B} \tag{2}$$

which can also be written as

$$F = \overline{A.B} \tag{3}$$

Which is the logic of a NAND gate

# VI. LED OUTPUT




Fig. 3. LED OUTPUT

# VII. OSCILLOSCOPE VISUALIZATION




Fig. 4. OSCILLOSCOPE VISUALIZATION

# VIII. CONCLUSION

Hence we have implemented the NAND gate using 2X1 MUX digital circuit. Execute the circuit using below code.

https://github.com/Vamsichowdary04/CBSE

https://github.com/Vamsichowdary04/CBSE \_vector\_12\_and\_prob\_12/blob/main/asm /mux.asm