Architetture dei Sistemi di Elaborazione

Delivery date:
October 25th 2023


Laboratory

2

Expected delivery of lab_02.zip must include:
- program_1.s and program_2.s
- This file, filled with information and possibly compiled in a pdf format.

Please, configure the winMIPS64 simulator with the *Base Configuration* provided in the following (*in italics not user controllable configuration*):

- Code address bus: 12
- Data address bus: 10
- Pipelined FP arithmetic unit (latency): 3 stages
- Pipelined multiplier unit (latency): 8 stages
- divider unit (latency): not pipelined unit, 20 clock cycles
- Forwarding is enabled
- Branch prediction is disabled
- Branch delay slot is disabled
- Integer ALU: 1 clock cycle
- Data memory: 1 clock cycle
- Branch delay slot: 1 clock cycle.



1) Write an assembly program (**program_1.s**) for the *winMIPS64* architecture described before able to implement the following piece of code described at high-level:

```
for (i = 0; i < 64; i++){
	v5[i] = ((v1[i]* v2[i]) + v3[i])+v4[i];
	v6[i] = v5[i]/(v4[i]+v1[i]);
	v7[i] = v6[i]*(v2[i]+v3[i]);
}
```

Assume that the vectors v1[], v2[], v3[], and v4[] are allocated previously in memory and contain 64 double precision **floating point** values; assume also that v1[] and v4[] do not contain 0 values. Additionally, the vectors v5[], v6[], v7[] are empty vectors also allocated in memory.

Calculate the data memory footprint of your program:

Data	Number of Bytes
V1	512
V2	512
V3	512
V4	512
V5	512
V6	512

V7	512
Total	3584

Are there any issues? Yes, where and why? No ? Do you need to change something?

Your answer: la configurazione di base alla seconda riga, "Data address bus", impone un'architettura che ha solo 2^10 byte riservati alla memorizzazione di dati al di fuori dei registri, il problema è che noi abbiamo bisogno di allocare 3584 byte, e poichè tradotto in potenza di 2 è maggiore di 2^10, il sistema si rifiuta di riservare quello spazio. Per risolvere il problema o riduciamo la dimensione dei data oppure aumentiamo lo spazio riservato alla nostra applicazione ad una potenza di due che riesca a contenere 3584 byte, cioè il minore esponente è il numero 12 essendo 3584<4096=2^12

ATTENTION: winMIPS64 has a limitation due to the underlying software. There is a limitation in the string length when declaring a vector. Split the vectors elements in multiple lines (it also increases the readability).

a. Compute the CPU performance equation (CPU time) of the previous program following the next directions, assume a clock frequency of 1MHz:

CPU time =
$$(\sum_{i=1}^{n} CPI_{i} \times IC_{i}) \times Clock$$
 cycle period

- Count manually, the number of the different instructions (*IC_i*) executed in the program
- Assume that the CPI_i for every type of instructions equals the number of clock cycles in the instruction EXE stage, for example:
 - integer instructions CPI = 1
 - LD/SD instructions CPI = 1
 - FP MUL instructions CPI = 8
 - FP DIV instructions CPI = 20
 - ..
- b.Compute by hand again the CPU performance equation assuming that you can improve the FP Multiplier or the FP Divider by speeding up by 2 only one of the units at a time:
 - Pipelined FP multiplier unit (latency): 8 □ 4 stages
 Or
 - FP Divider unit (latency): not pipelined unit, 20 □ 10 clock cycles

	CPU Time	CPU Time	CPU Time
	initial (a)	(b – MUL speed up)	(b – DIV speed up)
program_1.S	3714*10	3202*10	3074*10
	^(-6)	^(- 6)	^(- 6)

c. Using the simulator calculate again the CPU time and complete the following table:

Table 2: CPU time using the simulator

	CPU Time	CPU Time	CPU Time
	initial (a)	(b – MUL speed up)	(b – DIV speed up)
program_1.S	3015*10	2567*10^(- 6)	2375*10^(- 6)
	^(- 6)	, ,	,

Are there any difference? If yes, where and why? If Not, provide some comments in the following:

Your answer: La principale differenza tra il calcolo a mano e quello tramite il simulatore è dato dal fatto che nel simulatore è abilitato il forwarding che permette di pipelineare le istruzioni in parallelo. In modo rende più efficiente lo svolgimento delle istruzioni per lo stesso periodo di clock e quindi migliora il cpi

d.Using the simulator and the *Base Configuration*, disable the Forwarding option and compute how many clock cycles the program takes to execute.

Table 3: forwarding disabled

	Number of	IPC (Instructions Per
	clock cycles	Clock)
program_1.S	3593	0.304

Enable one at a time the **optimization features** that were initially disabled and collect statistics to fill the following table (fill all required data in the table before exporting this file to pdf format to be delivered).

Table 4: Program performance for different processor configurations

1001c 4. I rogram periormance for different proces					COSSOI CO	miguiat	10115	
Program	Forwarding Branch Target Buffer		·		Forwarding + Branch Target Buffer			
	IPC	CC	IPC	CC	IPC	CC	IPC	CC
Program_1.S	0.36	3015	0.30	3596	0.32	3593	0.38	3015

2) Using the WinMIPS64 simulator, validate experimentally the Amdahl's law, defined as follows:

lows:
$$speedup_{overall} = \frac{execution time_{old}}{execution time_{new}} = \frac{1}{(1 - fraction_{enhanced}) + \frac{fraction_{enhanced}}{speedup_{enhanced}}}$$

- a. Using the program developed before: program 1.s
- b. Modify the processor architectural parameters related with multicycle instructions (Menu Configure Architecture) in the following way:
 - 1) Configuration 1
 - Starting from the *Base Configuration*, change only the FP addition latency to 6
 - 2) Configuration 2
 - Starting from the *Base Configuration*, change only the Multiplier latency to 4
 - 3) Configuration 3
 - Starting from the *Base Configuration*, change only the division latency to 10

Compute by hand (using the Amdahl's Law) and using the simulator the speed-up for any one of the previous processor configurations. Compare the obtained results and complete the following table.

Table 5: program 1.s speed-up computed by hand and by simulation

Proc. Config. Speed-up comp.	Base config. [c.c.]	Config. 1	Config. 2	Config. 3
By hand	3714	0.810	1.062	1.030
By simulation	3015	0.940	1.175	1.270


3) Write an assembly program (**program_2.s**) for the winMIPS64 architecture able to compute the output (y) of a **neural computation** (see the Fig. below):

$$x = \sum_{j=0}^{K-1} i_j * w_j + b$$
$$v = f(x)$$


where, to prevent the propagation of NaN (Not a Number), the activation function *f* is defined as:

$$f(x) = \{0, \text{ if the exponent part of } x \text{ is equal to } 0x7ff, x, \text{ otherwise}\}$$

Assume the vectors i and w respectively store the inputs entering the neuron and the weights of the connections. They contain K=30 double precision **floating point** elements. Assume that b is a double precision **floating point** constant and is equal to Oxab, and y is a double precision **floating point** value stored in memory. Compute y.



Below is reported the encoding of IEEE 754 double-precision binary floating-point format:



Given the *Base Configuration*, run your program and extract the following information.

	Number of clock cycles	Total Instructions	CPI (Clock per Instructions)
program_2.S	323	225	1.436