

## Table Of Contents

1. Int	roduction to SerDes	4
1.1	Introduction	4
1.2	Configurations	5
1.3	Features of SerDes	5
2. Tes	stbench Architecture Of SerDes	6
2.1	Testbench Architecture	6
2.2	Components of Testbench	7
2.3	Tx Flow of Testbench Architecture	9
2.4	Rx Flow of Testbench Architecture	11
3. Tes	stcase Development	13
3.1	Sanity Testcase Preview	13
3.2	Sanity Testcase Explanation	14

# Table Of Figures

Figure 1 : SerDes Block Diagram	4
Figure 2 : Testbench Architecture Of SerDes	6
Figure 3 · Sanity Testcase sninnet	14

## 1. Introduction to SerDes

#### 1.1 Introduction

The Serializer/Deserializer (SERDES) is a high-speed data interface used to convert data between parallel and serial formats for transmission and reception. In modern SoCs and communication systems, SERDES plays a critical role in reducing the number of physical I/O lines by serializing wide parallel buses, transmitting them over fewer wires, and then deserializing the data at the receiver end. A typical SERDES system includes a transmitter (serializer) that converts N-bit parallel data into a serial stream, and a receiver (deserializer) that reconstructs the original parallel data from the received serial bits. This is often synchronized across two different clock domains: a parallel clock for system-level data and a high-frequency serial clock for transmission.




Figure 1 : SerDes Block Diagram

Serdes is a part of PMA. It has 2 blocks serializer and de-serializer. Serializer will do the conversion of parallel data to serial data and de-serializer will do the conversion of serial data into parallel data. For Tx, the input data will be 10 bits parallel for single lane, the serializer will convert into serial data and transmit on differential signal. The baud rate for parallel and serial will remain same based on the speed selection. Similarly for RX, the input data for PMA will be differential RX signals and de-serializer will convert into the 10 bits parallel data, here also the baud rate will remain same on both sides. The clk and reset will provide as input to PMA.

## 1.2 Configurations

Here the supported configuration is **speed selection from 1G to 10G**, the variable no. of lanes, variable parallel data selection, **loopback support** in which rx data will not be captured, **low power mode in which the data and clk will be shut down** so the lines will be on high impedance state. **Here the differential signal indicates the polarity inverse of each other** i.e. **on p and n signals on serial side the data will be compliment of each other**.

#### 1.3 Features of SerDes

- High-speed serial operation
- Differential serial I/O
- Support for loopback
- Support for lane polarity inversion
- Low Power Mode
- Speed selection

## 2. Testbench Architecture Of SerDes

#### 2.1 Testbench Architecture

The SERDES VIP testbench is designed with a layered and modular architecture to provide thorough verification of **both parallel and serial data paths of the DUT**. The testbench consists of **four primary agents**: two for the parallel interface (one active and one passive) and two for the serial interface (one active and one passive).




Figure 2 : Testbench Architecture Of SerDes

## 2.2 Components of Testbench

- Top: The **TOP** block is the highest level of the verification hierarchy and coordinates the entire verification process. Its responsibilities include:
  - Instantiating the **test**, which in turn creates the environment (ENV).
  - Connecting the DUT with the verification environment through properly configured interfaces.
  - Controlling the testbench clock and reset signals, including serial and parallel clocks.
  - Providing DUT-level configuration parameters such as data widths, clock frequencies, and protocol options.
- Test: The test class is the entry point for executing any scenario. It is responsible for:
  - Instantiating and configuring the environment.
  - Creating and starting test sequences.
  - Overriding factory-registered components if necessary.

#### Environment :

- The environment (env) is a container class derived from uvm env.
- It instantiates and connects:
  - Parallel agent (active/passive)
  - Serial agent (active/passive)
  - Scoreboards (for both domains)
  - Subscribers
  - uvm\_analysis\_port for monitors → scoreboard/subscriber
- Agents: There are 4 agents Instance in SerDes VIP Architecture where two instance are parallel(Active and Passive) and two instance are serial(Active and Passive)
  - Parallel Agent : There are two parallel agents
    - Active Parallel Agent: It drives 10 bit parallel data Tx0 to interface and monitor that 10 bit parallel data using active parallel monitor.
    - Passive Parallel Agent: It monitor only parallel data Rx0 that is converted by deserializer.

- Serial Agent : There are two serial agents
  - Active Serial Agent: It drives two 1 bit serial signals Rx0\_p and Rx0\_n to interface and monitor that signals using active serial monitor.
  - Passive Serial Agent: It samples two serial data Tx0\_p and Tx0\_n which is converted by serializer from Tx0.
- Agent\_config : There is one agent\_config class that is responsible to configure 4 agents parallel or serial and active or passive.
- Sequencer: There is two instance of sequencer one is known as parallel sequencer which send 10 bit parallel data Tx0 to driver and another one is serial sequencer which is send serial data Rx0\_p and Rx0\_n to driver
- Driver: There are two instances of driver first is parallel driver and second is serial driver.
  - Parallel Driver : Parallel driver drives 10 bit parallel data Tx0 to interface
  - Serial Driver: Serial driver drives two serial data Rx0\_p and Rx0\_n to Interface
- Monitor: There are 4 Instances of monitor two is parallel and two is serial
  - Parallel Monitor: It basically monitor parallel data only two
    parallel monitor in the testbench architecture one is active
    which monitor Tx0 and one is passive monitor which monitor
    Rx0.
  - Serial Monitor: It basically monitor serial data only two serial monitor in the testbench architecture one is active and one is passive active only monitors RxO\_p and RxO\_n and passive only monitor TxO\_p and TxO\_n.
- Scoreboard : There are two instances of scoreboard one for Tx side and one for Rx side
  - TX Scoreboard: It takes packet from active parallel monitor and passive serial monitor and compares both data.
  - Rx Scoreboard: It takes packet from passive parallel monitor and active serial monitor and compares that data.

- Interaface: The SERDES interface encapsulates all the necessary DUT I/O signals related to both serial and parallel domains, including:
  - Clocking (parallel\_clk and serial\_clk)
  - Reset signal (serdes\_reset)
  - Parallel data signals
  - Serial data line
  - Modports for agent-specific access control
- Test\_config : The test\_config class is used to access test properties indirectly for example scoreboard required data of reset signal and transaction count.
- Sequence\_Item: The serdes\_transaction class extends uvm\_sequence\_item and acts as a container for a single transaction between the testbench and DUT. It represents one unit of data sent to or received from the DUT.
- Sequence: The **serdes\_sequence** class extends uvm\_sequence and is used to generate multiple serdes\_transaction objects and send them through the sequencer to the driver.

### 2.3 Tx Flow of Testbench Architecture

The **Transmit (TX) flow** in the SERDES VIP testbench architecture describes how data is generated, driven, and transmitted from the **parallel domain** to the **serial domain** through the serializer block of the DUT. The VIP components collaboratively enable functional verification of this data path.

### **Sequence Item Creation**

- The sequence item (e.g., serdes\_transaction) is extended from uvm\_sequence\_item.
- It contains the TxO field representing the 10-bit parallel data to be serialized.
- Randomization or directed values are generated in this transaction.

#### **Sequence Execution**

- The serdes tx sequence starts on the Parallel sequencer (seqr1).
- The sequence generates and sends one or more serdes\_transaction objects using start\_item() and finish\_item() calls.

#### **Sequencer-Driver Communication**

- The parallel sequencer passes each transaction to the TX driver through the seq\_item\_port.
- The parallel driver receives the transaction using get\_next\_item() and processes it.

#### **Driver Behaviour**

- The parallel driver drives the transaction's parallel data (Tx0) to Interface.
- Using the interface (serdes\_interface), it drives parallel 10 bit data to serializer dut
- The transmission of parallel driver is synchronized with parallel clock.

#### **Interface Role**

- The serdes\_interface binds both the serial and parallel clocks (serial\_clk, parallel\_clk) and data lines.
- It provides a structured way to connect VIP drivers to the DUT using modports and clocking blocks.

#### **DUT Serializer Function**

- The DUT receives the 10-bit parallel input (Tx0) and serializes it into 10 serial bits.
- It transmits one bit per cycle on the serial\_data line during each rising edge of the serial\_clk.

#### **Monitoring**

- The parallel active and passive monitor observes the parallel input (Tx0) and parallel output (Rx0).
- It publishes transactions via an analysis port to the scoreboard and subscribers for checking and logging.

#### Scoreboarding

- The Tx Scoreboard takes data from Active Parallel Monitor and Passive Serial Monitor.
- Passive Serial Monitor convert that serial data into parallel data and send into the scoreboard.

#### 2.4 Rx Flow of Testbench Architecture

The **Transmit (RX) flow** in the SERDES VIP testbench architecture describes how data is generated, driven, and transmitted from the **serial domain** to the **parallel domain** through the describing block of the DUT. The VIP components collaboratively enable functional verification of this data path.

#### **Sequence Item Creation**

- The sequence item (e.g., serdes\_transaction) is extended from uvm\_sequence\_item.
- It contains the RxO\_p and RxO\_n field representing the 1 bit serial data.
- Randomization or directed values are generated in this transaction.

#### **Sequence Execution**

- The serdes\_rx\_sequence starts on the Serial sequencer (seqr2).
- The sequence generates and sends one or more serdes\_transaction objects using start item() and finish item() calls.

#### **Sequencer-Driver Communication**

- The serial sequencer passes each transaction to the RX driver through the seq item port.
- The serial driver receives the transaction using get\_next\_item() and processes it.

#### **Driver Behaviour**

- The serial driver drives the transaction's serial data (Rx0\_p and Rx0\_n) to Interface.
- Using the interface (serdes\_interface), it drives serial 1 bit data to deserializer dut.
- The transmission of serial driver is synchronized with serial clock.

### **Interface Role**

- The serdes\_interface binds both the serial and parallel clocks (serial\_clk, parallel\_clk) and data lines.
- It provides a structured way to connect VIP drivers to the DUT using modports and clocking blocks.

#### **DUT Deserializer Function**

- The DUT receives the 1 bit Serial input (Rx0\_p and Rx0\_n) and deserializes it into 10 parallel bits.
- It transmits 10 bit per cycle on the parallel\_data line during each rising edge of the parallel\_clk.

## Monitoring

- The serial active and passive monitor observes the serial input (Rx0\_p, Rx0\_n) and serial output (Tx0\_p, Tx0\_n).
- It publishes transactions via an analysis port to the scoreboard and subscribers for checking and logging.

### **Scoreboarding**

- The Rx Scoreboard takes data from Passive Parallel Monitor and Active Serial Monitor.
- Active Serial Monitor convert that serial data into parallel data and send into the scoreboard.

## 3. Testcase Development

## 3.1 Sanity Testcase Preview

In the Sanity testcase parallel and serial transaction count transaction count is

**1**. One 10 bit parallel data transmitted to dut from parallel driver and ten 1 bit serial data is transmitted from serial driver.

```
class serdes test extends uvm test;
           // Properties declaration of test class serdes env env; // Serdes env class instance serdes env env; // Serdes env class instance one for parallel sequencer and one for serial sequencer serdes seets esq[1]; // The oilstance of sequence serdes test config tests [76; // Test config class Instance ind serial transaction count; // Serial transaction count of serial envise (Serial transaction count real serial class (Serial transaction count); // Parallel transaction count real serial class (Serial time virtual serdes Interface vif; // Virtual Interface handle
         // Constructor of serdes_test class function new (string name, uvm_component parent); super_newiname, parent); test_cfg = serdes_test_config::type_id::create("test_cfg"); // Creation of test_cfg class instance endoraction: incomparent parents.
        // Build phase of serdes test class
virtual function wold build phase(uvm_phase phase);
super build phase(phase):
// Get interface from to top using config db
if(uvm_config_dbm/uvfrual_serdes_interface)::get(this, "", "vif", vif)
uvm_fatll "Mb VIF", ("virtual_interface must be set for: ",get_full_name(),",vif*));
           // Get serial transaction count from tb_top using config db
iff uww config dbeight::get(this, "", "serial transaction count", serial transaction count)
'uww fatal':gotRial_TMOMACTION_COUNT_("Serial Transaction count must be set for: ".get_full_name()));
           // Get parallel transaction count from tb_top using config db
iff uww_config_dbe/int::get(this, ", "parallel transaction count", parallel transaction count)
'www_fatal'*DeAMALLE_TRANSACTION COUNT', 'Parallel transaction count must be set for: ",get_full_name()});
           // Get Serdes Speed from tb_top using config db
iff|um config dbb|real|:get|this, "", "serial clk period", serial_clk period)
'umg fatal|'ND SERIAL_clk PERIOD', "feerlal_clk period must be set for: ".get fall name()));
           'uvm info(get type name(), Ssformatf("serial clk period = \forall f", serial clk period), UVM_LOW)
drain time = (serial clk period * 20) * 1000;
'uvm info(get type_name(), Ssformatf("Drain time = \forall f"), drain time), UVM_LOW)
               // Set serial transaction count for sequence using config db
uvm_config_db #(int)::set(this, "*", "test_serial_transaction_count", serial_transaction_count);
              // Set serial transaction count for sequence using config db uvm_config db #(int)::set(this, "*", "test_parallel_transaction_count", parallel_transaction_count);
          env = serdes env::type id::create(*env*, this); // Cretion of env class instance
test_cfg.parallel_transaction_count = parallel_transaction_count;
test_cfg.serial_transaction_count = serial_transaction_count;
endfunction : build_phase
         // Connect phase of test class
virtual function void connect phase(uvm_phase phase);
super.connect phase(phase);
endfunction : connect phase
            // End of elaboration phase of test class
virtual function void end of elaboration phase(uvm_phase phase);
super.end.of elaboration.phase(phase);
'uvm_info("Driver_EDE Phase", Ssformatf("Inside the EDE Phase of driver_class"), UVM_LDW)
           'uvm_info("Driver EOE Phase", $sform
uvm_top.print_topology();
endfunction : end_of_elaboration_phase
            // Run phase of test class
virtual task run phase(uvm phase phase);
              rirtual task run_phase(uvm_phase phase);
super.run_phase(phase);
phase.raise_objection(this); // Objection is raised
                \label{eq:foreach} \begin{array}{ll} \textbf{foreach}(\texttt{env}.\texttt{scb}[\texttt{i}]) \ \ \textbf{begin} \\ \texttt{env}.\texttt{scb}[\texttt{i}].\texttt{test\_cfg} = \texttt{test\_cfg}; \ // \ \ \textbf{Provide} \ \ \textbf{the} \ \ \textbf{test} \ \ \textbf{config} \ \ \textbf{instance} \ \ \textbf{to} \ \ \textbf{scoreboard} \\ \textbf{end} \end{array}
                // Inside the fork join the sequende is started
             seq[0].start(env.agt[0].seqr); // Sequence is started on sequencer 1
seq[1].start(env.agt[2].seqr); // Sequence is started on sequencer 2
join
              phase.phase_done_set_drain_time(this, drain_time); // Drian_time
phase.drop_objection(this); // Objection_dropped
          endtask : run_phase
103 // Report phase of test
```

```
// Report phase of test
// Peport phase of test
// Indie the report phase the transaction count is checked and if it is match with actual count of respective scoreboard then testcase is passed otherwise it is display uwn error as testcase is failed
// Indie the report phase (uwn phase phase);
// Indie the report phase (uwn phase phase);
// Indie the report phase (uwn phase phase);
// Indie the report phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)
| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ssformatf(*Testcase Passed*), UWN_LOW)

| Peport phase of test*, ss
```

Figure 3 : Sanity Testcase snippet

## 3.2 Sanity Testcase Explanation

- In the sanity testcase transaction count for serial and parallel is 1.
- Parallel\_sequence generate one 10 bit parallel data and send to parallel\_sequencer and on the other side Serial\_sequence generate ten 1 bit serial data and send to serial sequencer.
- Parallel\_driver and serial driver get their respective data through the port connection between sequencer and driver.
- Parallel\_driver drives parallel data on the rising edge of parallel clock if reset is off and serial driver drives serial data on the rising edge of serial clock if reset is off.
- Interface send data to dut for parallel to serial conversion and serial to parallel conversion.
- Serializer Dut convert 10 bit parallel data into 1 bit serial data and send to interface on the rising edge of the clock.
- Deserializer convert ten 1 bit serial data into 10 bit parallel data and gives data at rising edge of the parallel clock.
- After that respective monitor samples the data, parallel monitor samples parallel data and serial monitor samples serial data.
- Serial active and passive monitor convert that data into 10 bit packet and broadcast to analysis port
- Tx and Rx Scoreboard receive that packet and do comparison between expected and actual data and if they match then comparison pass otherwise comparison fail.