

Sardar Patel Institute of Technology

Bhavan's Campus, Munshi Nagar, Andheri (W), Mumbai: 400058, India

(Autonomous College of Affiliated to the University of Mumbai)

Special Examination

August 2023

Maxi Marks: 100

Duration: 3 hours

Class: SE

Semester: III


Class. DL

Course code: CS203/AI203/EC201/DS203

Branch: All Branches

Name of the course: Computer Architecture & Organization

Q No		Max Marks	СО
Q.1 (a)	Design Cache Memory Subsystem for Direct Mapped Cache Organization with following specifications: a) Main memory size = 4GB b) Block size = 4 bytes c) Cache memory size = 32KB d) Line size in cache = 4 Bytes For the given data, determine the following: a) Address interpretation done by main memory system b) Address interpretation done by cache memory subsystem c) Line entry format d) Process of finding either cache hit or cache miss	12	CO 4
	Design Cache Memory Subsystem for Four way Set Associative Cache Organization with following specifications: a) Main memory size = 4GB b) Block size = 4 bytes c) Cache memory size = 32KB d) Line size in cache = 4 Bytes For the given data, determine the following: a) Address interpretation done by main memory system b) Address interpretation done by cache memory subsystem c) Line entry format d) Process of finding either cache hit or cache miss		
Q.1 (b)	Consider a MIPS32 like processor with 32-bit address and 32-bit data bus. Draw memory interfacing diagram with available memory chips (RAM) size of 1 GByte using with and without Memory interleaving	8	CO 4
Q.2 (a)	What is LRU Algorithm? Find the page hit ratio for the following string using FIFO and LRU page replacement policies for the page address stream: 6 0 1 2 0 3 0 4 2 3 0 3 2 1 2 0 1 5 Consider the page frame size n =4.	10	CO 4



Q.2 (b)	Explain the instruction cycle of CPU along with data flow diagram for Instruction and Data Fetch, Indirect cycle and Interrupt Cycle			10	CO3
	Differentiate between h design. Write the control signal				
Q.3 (a)		nat and Double Precision	10	CO2	
	OR				
	Differentiate between Non-Restoring and Restoring Division Algorithms. Divide 21 by 6 using the Non Restoring Division.				
Q.3 (b)	Consider two different machines with instruction sets of 100,000 both of which have a clock rate of 200 Mhz. The following measurements are recorded on two machines running a given set of benchmark programs:				CO 1
	Instruction Type	Instruction Mix (%)	Cycles per Instruction		
	Machine A Arithmetic and Logic Data Transfer Control Transfer Other	60 10 15 15	2 3 4 2		
	Machine B Arithmetic and Logic Data Transfer Control Transfer Other	55 20 15 10	1 4 3 2		
	Determine the effective CPI, MIPS rate and Execution Time for both the machines.				
Q.4 (a)	What are the design Issu which is the most efficient moved.	10	CO6		
Q.4 (b)	Compare Bus Arbitratio Disadvantages	10	CO6		
Q.5 (a)	Compare and contrast N architectures. State and j benefit of the pipelined that compromises the be	10	CO 5		
Q.5 (b)	Which architectures are style and Von Neumann two architectures.	10	CO 3		

