



Sardar Patel Institute of Technology

Bhavan's Campus, Munshi Nagar, Andheri (W), Mumbai: 400058, India

(Autonomous College of Affiliated to the University of Mumbai)

Special Examination

August 2023

Maxi Marks: 100

Class: SE

Course code: CS203/AI203/EC201/DS203

Name of the course: Computer Architecture & Organization

Duration: 3 hours

Semester: III

Branch: All Branches

Q No		Max Marks	CO
Q.1 (a)	<p>Design Cache Memory Subsystem for Direct Mapped Cache Organization with following specifications:</p> <ul style="list-style-type: none">a) Main memory size = 4GBb) Block size = 4 bytesc) Cache memory size = 32KBd) Line size in cache = 4 Bytes <p>For the given data, determine the following:</p> <ul style="list-style-type: none">a) Address interpretation done by main memory systemb) Address interpretation done by cache memory subsystemc) Line entry formatd) Process of finding either cache hit or cache miss <p style="text-align: center;">OR</p> <p>Design Cache Memory Subsystem for Four way Set Associative Cache Organization with following specifications:</p> <ul style="list-style-type: none">a) Main memory size = 4GBb) Block size = 4 bytesc) Cache memory size = 32KBd) Line size in cache = 4 Bytes <p>For the given data, determine the following:</p> <ul style="list-style-type: none">a) Address interpretation done by main memory systemb) Address interpretation done by cache memory subsystemc) Line entry formatd) Process of finding either cache hit or cache miss	12	CO 4
Q.1 (b)	Consider a MIPS32 like processor with 32-bit address and 32-bit data bus. Draw memory interfacing diagram with available memory chips (RAM) size of 1 GByte using with and without Memory interleaving	8	CO 4
Q.2 (a)	<p>What is LRU Algorithm? Find the page hit ratio for the following string using FIFO and LRU page replacement policies for the page address stream: 6 0 1 2 0 3 0 4 2 3 0 3 2 1 2 0 1 5</p> <p>Consider the page frame size $n = 4$.</p>	10	CO 4

Q.2 (b)	<p>Explain the instruction cycle of CPU along with data flow diagram for Instruction and Data Fetch, Indirect cycle and Interrupt Cycle</p> <p style="text-align: center;">OR</p> <p>Differentiate between hardwired and microprogrammed control unit design. Write the control signals for the following instruction:ADD R1, LOCA</p>	10	CO3																																	
Q.3 (a)	<p>Represent 119.16 in IEEE Single Precision Format and Double Precision Format.</p> <p style="text-align: center;">OR</p> <p>Differentiate between Non-Restoring and Restoring Division Algorithms. Divide 21 by 6 using the Non Restoring Division.</p>	10	CO2																																	
Q.3 (b)	<p>Consider two different machines with instruction sets of 100,000 both of which have a clock rate of 200 Mhz. The following measurements are recorded on two machines running a given set of benchmark programs:</p> <table><tr><th>Instruction Type</th><th>Instruction Mix (%)</th><th>Cycles per Instruction</th></tr><tr><td colspan="3"><u>Machine A</u></td></tr><tr><td>Arithmetic and Logic</td><td>60</td><td>2</td></tr><tr><td>Data Transfer</td><td>10</td><td>3</td></tr><tr><td>Control Transfer</td><td>15</td><td>4</td></tr><tr><td>Other</td><td>15</td><td>2</td></tr><tr><td colspan="3"><u>Machine B</u></td></tr><tr><td>Arithmetic and Logic</td><td>55</td><td>1</td></tr><tr><td>Data Transfer</td><td>20</td><td>4</td></tr><tr><td>Control Transfer</td><td>15</td><td>3</td></tr><tr><td>Other</td><td>10</td><td>2</td></tr></table> <p>Determine the effective CPI, MIPS rate and Execution Time for both the machines.</p>	Instruction Type	Instruction Mix (%)	Cycles per Instruction	<u>Machine A</u>			Arithmetic and Logic	60	2	Data Transfer	10	3	Control Transfer	15	4	Other	15	2	<u>Machine B</u>			Arithmetic and Logic	55	1	Data Transfer	20	4	Control Transfer	15	3	Other	10	2	10	CO 1
Instruction Type	Instruction Mix (%)	Cycles per Instruction																																		
<u>Machine A</u>																																				
Arithmetic and Logic	60	2																																		
Data Transfer	10	3																																		
Control Transfer	15	4																																		
Other	15	2																																		
<u>Machine B</u>																																				
Arithmetic and Logic	55	1																																		
Data Transfer	20	4																																		
Control Transfer	15	3																																		
Other	10	2																																		
Q.4 (a)	What are the design Issues arise in Implementing Interrupt I/O. Justify which is the most efficient technique when large volumes of data are to be moved.	10	CO6																																	
Q.4 (b)	Compare Bus Arbitration methods based on their Advantages and Disadvantages	10	CO6																																	
Q.5 (a)	Compare and contrast Non pipelined and Pipelined processor architectures. State and justify the condition to be satisfied to gain the real benefit of the pipelined concept. Discuss the practical hindrance (hazards) that compromises the benefits obtained.	10	CO 5																																	
Q.5 (b)	Which architectures are typically employed for the design of Harvard's style and Von Neumann style? Justify by stating differences between the two architectures.	10	CO 3																																	

