ECSE 325 Lab 5 Report

Furkan Ercan, Arash Ardakani Group 04 Alex Hale, Anna Bieber 260672475, 260678856

April 16th, 2018

Introduction

The goal of this lab is to learn how to use a combination of VHDL descriptions, Qsys components, and C logic to implement bridging between the Hard Processor System (HPS) and the FPGA of the DE1-SOC board. Functions will be implemented to map the inputs, switches and pushbuttons on the board, to the outputs, 7-segment displays and LEDs.

Design

After creating and initializing the project with the details for the HPS and memory on the DE1-SOC board, Parallel I/O components are made for each of the inputs and outputs. The bit widths are set individually according to the needs of each component: 8 bits for each 7-segment display, 1 bit for each switch, 1 bit for each pushbutton, and 1 bit for each LED. The declared components are connected to the clock and reset signals, and to each other, in the Qsys GUI, as seen in Figure 1. External connections are exported for the input and output components. VHDL design files are generated, ending the use of Qsys for the time being. Next, the generated TCL Script File is used to perform pin mappings for the memory connected to the HPS, and the provided QSF file is used to assign the remaining pin mappings.

The provided C code in *test_leds.c* is loaded to the board and executed to verify that the timer counts up on the 7-segment displays and the LEDs illuminate when their corresponding slider switches are activated, demonstrating that the component connections were made correctly.

Moving back into component creation, the provided <code>qsys_lab_custom_component.vhd</code> and <code>qsys_lab_function.vhd</code> files are loaded into the project. In <code>qsys_lab_function.vhd</code>, the skeleton is filled in to multiply two 16-bit numbers and output the result (Figure 2). In Qsys, a custom component type is created to make use of <code>qsys_lab_custom_component.vhd</code>, then a component of that type is added to the system and connected to the other components as required. VHDL design files are generated to reflect these changes.

Finally, the functionality of the newly-added multiplier is tested with a new C logic file, <code>test_multiplication.c</code> (Figure 3). The user first defines a 10-bit binary number using the slider switches, then saves that number by pressing one of the pushbuttons. The user then defines another 10-bit binary number using the slider switches. After another pushbutton press, the two numbers are multiplied, and the result is displayed in hexadecimal on the 7-segment displays. After another pushbutton press, the numbers and 7-segment displays are cleared, and another multiplication can be started.




Figure 1 – Qsys GUI Connections

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
          □ENTITY qsys_lab_function IS
□PORT ( clock, resetn : IN STD_LOGIC;
    read, write, chipselect : IN STD_LOGIC;
    address : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    in_data : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
out_data : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
            );
END qsys_lab_function;
          DARCHITECTURE Behavior OF qsys_lab_function IS
| SIGNAL input1, input2: std_logic_vector(31 DOWNTO 0);
| signal routput: unsigned(31 downto 0);
          ⊟BEGIN
                     process(clock,resetn)
begin
if(resetn='0') then
   input1<= (others=>'0');
   input2<= (others=>'0');
   routput<=(others=>'0');
elsif(rising_edge(clock)) then
          Ė
          0-0-0-0
                              if (write = '1') then
                           if (address(0) = '1') then
  input1 <= in_data;
elsif(address(0)='0') then
  input2<=in_data;
end if;</pre>
          Ē
                           elsif(read='1') then
  routput<=unsigned(input1(15 downto 0))*unsigned(input2(15 downto 0));</pre>
                            end if:
                     end if;
end process;
out_data<= std_logic_vector(routput);</pre>
            LEND Behavior;
```

Figure 2 – VHDL Multiplication Function

Figure 3 – Multiplication Test Code

Conclusion

This lab taught the use of a combination of VHDL descriptions, Qsys components, and C logic to implement bridging between the Hard Processor System (HPS) and the FPGA of the DE1-SOC board. Functions were implemented to map the inputs (switches and pushbuttons on the board), to the outputs (7-segment displays and LEDs).