

⇒In ptype semi-conductor, there is increased concentration of holes in the valence band.

Fig(ii)(a) No forward bias!-

When the N-type materials are joined, the EBD under no-bias condition becomes as shown in fig(ii)a). The junction barrier produces only a rough allignment of the 2 materials. Hore the depletion region between the two is extremely narrow due to high doping on both sides of the junction > The potential hill is also increased as shown.

Fig (i) b) Small Forward bias i-

When small forward voltage (=0.1 V.) is applied, there is downward movement of the N-negion, then the P-negion V.B will be exactly aligned with the N-region conduction band.

> At this stage , electrons will kunnel through the depletion layer with high velocity and produces peak current (Ip)

Fig (ii c) Large forward bias:

When the forward bias is further increased, the 2 bands get out of allignment. Hence, the tunneling of electrons stop thereby decreasing the current.

> Since current decreases with increase in applied voltage (i.e of is negative) the junction is having negative nesistance at this stage

-> The resistance increases throughout the negative region. > When applied forward voltage is increased further, the current starts increasing once again as in a normal junction diode V-I characteristics!

> As shown in fig (iii)) as soon as forward beas is applied , significant current is produced. At the particular voltage called peak voltage (Vp) (point A), the current quickly sisses to its peak Value Ip.

-> When forward voltage is increased further, diode current starts decreasing till it achieves minimum value called valley current In connesponding to valley voltage (VV) (point B).

> For voltages greater than 'V', current starts increasing as in an ordinary jundson dode.

> Tunnel diode is having negative sesistance in the sneglon AB.

SCR Working principle

SCR is the silicon Controlled. Reutifier. It is used to control AC to DC conversion. So the name silicon Controlled Reclifion.

Working! - 9t operates in 4 modes.

*scr will conduct only when (1) Forward blocking mode (FBM)

(2) Forward Conduction mode (FCM)


Forward Bias (F.B)

(3) Reverse blocking mode (RBM)

(4) Reverse conducting mode (RCM)


(1) Forward blocking made.

Here J, > F.B J2 -> R.B X J3 >F.B



Here, as junction J_2 is Reverse brased, scr will not conduct. So if we increase the voltage, very less current is produced.

2) Forward Conduction mode



- > Without break down of junction, J's scr can be made on by applying a positive voltage to gate wint cathode.
- Thus, due to gate potential there is a diffusion of electrons from N region to ρ region and diffusion of holes from ρ region to ρ region and diffusion of holes from ρ region to ρ region across the junction σ
- > The injection of electrons in P region force this region to loose its identity as p region.
- because of this injected electrons, p region has both electrons and holes as majority carriers.
- \Rightarrow .'. junction J_2 has electrons as majority carriers on its both sides and thus it is disappeared and the device starts conducting as junctions J_1 and J_3 are already in forward biased.
- \Rightarrow As J_1 , J_2 , J_3 are forward biased, there is free flow of electrons in the scr and the current flows in the scr.
- The forward voltage at which device starks conducting depends on gate current.

3) Reverse blocking mede! When cathode voltage is positive wisit anode, the junction Jz is forward biased and junctions I, and I, are neverse blased.

→ Due to two neverse bias junctions, J. → R.B only neverse leakage current known! J_>F.B J3 -> R.B


as neverse connent flows in the device and device said to be in reverse blocking state.


4) Reverse conducting mode:

If the neverse voltage is increased to a sufficient large value, the breakdown of junctions Gate

J, and J3 takes place and device will conduct.

> This avalanche breakdown of junctions could be destructive and hence device is not






Anode

Cathodo


Polarizer 1

Polanizer 2

Liquid Cogstal Display:



2) In the below fig. if RL=3 ks, find the maximum and minimum zener currents. Griven break down voltage is 12V.



solt Given voltage across Ri ise $V_L = V_Z = 12V$ (fixed), L RL=3KD (fixed).

Load current, $T_L = \frac{V_L}{P_L} = \frac{12}{3000} = 4 \times 10^3 \text{ A (on) 4 mt}$

(i) When E = 15V, I = 5 mt.

3

We have, I = IL+IZ (07) IZ=I-IL

1, IZ = 5-4=1 mx


(11) When E = 25 V, I = 21.67 mA.

TZ=21,67-4=17,67M外

20

Hence maximum and minimum zener currents are: 17.67 mA and 1 mA.

The breakdown voltage of the zenor diode shown in the figure is 12 V. Find the maximum and minimum input currents.



Griven zener voltage, $V_z = 12V$, series nesistance, R = 6000 and sol supply voltage E sanges from 154 to 254.

We have load voltage, VL = Vz = 12 V/2 this is fixed.

(i) From the circuit, when E=15V, if I is the consient supplied by the source, we have:

E = IR + Vz ((07) VL) by KVL applied to the loop,

$$I = \frac{E - V_2}{R} = \frac{15 - 12}{600} = 5 \times 10^{-3} \text{ A } (0.51) \text{ 5 m/s}$$

(ii) When E = 25 V, we have


When
$$E = 250$$
, we make $I = 25 - 12 = 0.02167 A$ (07) $21.67 mA$,
$$I = \frac{25 - 12}{600} = 0.02167 A$$
 (07) $21.67 mA$,

Hence the maximum and minimum values of input currents are 21.67 m & & 5 m A.

A resistor l'es placed parallel to a cre tunnel diode. The tunnel diode has, did max = 10 s.

Find the value of R', so that the combination does not exhibit negative resistance region in its voll-ampore characteris. tics .

Sol: The combination is called as kunnel resistor. If the V-I characteristics were to exhibit no negative resistance region, the slope of the curve di >0, for all v.



$$(i(0))I = i0 + \frac{V}{R}$$

$$\frac{di}{dy} = \frac{di0}{dy} + \frac{1}{R} \ge 0$$

$$\frac{1}{R} \ge \left| \frac{d_{10}}{d_{V}} \right|$$

But it is given that \ \ \frac{din}{dv} \ \ max = \frac{10}{10} \ mhos

i R'should be at least 10 st, so that there is no negative resistance region in the characteristics

4) The transition capacitance of an absupt junction diode is 20 pt. at 5v. Compute the value of decrease in capacitance for a 1.0 volt increase in the bias

solf
$$C_{\tau} \propto \frac{1}{JV}$$
; $C_{\tau} = 20 \text{ pF}$; when $V = 5 \text{ V}$

$$20 = \frac{k}{\sqrt{5}}$$
; k is constant.

When V=6v, CT = 7

. decrease in the value of capacitance is 20-18,25 = 1.75 PF