

\rightarrow Timer Mode 0 (5 bits + 8 bits)

- Lower bytes 8 bits for counting purpose
- Higher bytes 5 bits for counting purpose
- Total 13 bits for counting purpose

\rightarrow Timer Mode 1 (8 bits + 8 bits)

- Lower byte/nibble 8 bits for counting purpose
- Higher byte/nibble 8 bits for counting purpose
- Total 16 bits for counting purpose


\rightarrow Timer Mode 2

- Lower 8 bits used for counting 8 bits
- Initialization value in lower byte register taken from higher register, auto reload
- THO will be loaded to TLO, then counting starts


- Timer Mode 3
 - Timer Mode 0, 1, 2 are independent.
 - $T_0 = \text{Mode } 3 \Rightarrow T_4$ halts processor completely
 - $T_1 = \text{Mode } 3 \Rightarrow T_0$ in Mode 0, 1, 2, but conditions apply

- * Whenever $C1\bar{T} = 1 \rightarrow$ acts as counter
- * Whenever $C1\bar{T} = 0 \rightarrow$ acts as a timer and frequency must be divided by 42


Mode 0 (13 bit counter):




Mode 1 (16 bit counter):



Mode 2 (Auto Reloaded TL from TH):



Mode 3 (Two 8-bit timers using timer 0):



~~Timing diagram for Mode 3 (Two 8-bit timers using timer 0):~~

~~Pulse → TH0 8 bits → TFO → Interrupt~~

~~Timing diagram for Mode 3 (Two 8-bit timers using timer 0):~~

~~Pulse → TH0 8 bits → TFO → Interrupt~~

- Embedded Computing System: Any system that includes a programmable computer, but is not itself a general purpose computer, i.e., a hardware device into which CPU is inbuilt (hardware + software, processor is application specific but not general purpose).

- Complex Instruction Set Computer : CISC
- Reduced Instruction Set Computer : RISC
- More programming → advised to use RISC processor.
- Instruction set is reduced, more efficiency.

- We use CISC processor in developing embedded systems because it is application specific, by running a simple program we can perform a specific task.

- Examples of Embedded Computing System
- Cell Phone, Printer, Automobile (engine, brakes, dash, etc)
- Airplane (engines, flight controls, nav/comm), digital television, household appliances (washing machine, iron box, microwave, refrigerator, etc.)

- Types of microprocessors (general purpose devices):
 - i) Microcontrollers (general purpose)
 - ii) Digital Signal Processor - DSP

- Functional Requirements (the requirements which give some output)
- Non Functional Requirements (to implement it, how much time is required, what processor is required, etc., power and energy required, etc.)
- Any kind of application can be developed using microprocessor since it is a general purpose processor. So, it is useful to develop embedded system.
- FPGA: Hardware circuit used to develop logic.
- The Physics of Software:
 - Executing software/embedded system uses power and time, and generates heat.
 - Computing is a physical act.
- Characterizing performance
 - The hardware or software used affects performance.
 - Eg. Split large program to smaller modules to execute processor faster.
 - Multi Processor Systems and Multi Tasking Systems.
- Stepwise Refinement
 - i) Analyze - Requirements Analysis
 - ii) Refine - Functional and Non Functional Requirements

- Simple Requirements Form
- Specification: More Specific description of the System
- Architecture: Client Server Architecture

- Components : Design hardware and software components

- System Integration

Addressing Modes

- Addressing Modes specify how the operands (values) will be provided to the system.

- It indicates the way in which the instructions are specified.

- They are of five types:

- 1) Immediate
- 2) Register
- 3) Direct
- 4) Register Indirect
- 5) Indexed

- 1) Immediate Addressing Mode

- Immediate data is specified in the instruction itself.
- '#' represents immediate addressing mode.
- Eg:

MOV A, #65H

MOV A, #'A'

MOV R6, #65H

MOV DPTR, #2343H [DPT length = 16 bit
Transfer 4 chars]

MOV P4, #65H

- 2) Register Addressing Modes

- Transfer from register to accumulator or from accumulator to register. Do not transfer from register to register, or from register (8 bit) to DPTR (16 bit) but allowed to DPTRH = DPH (8 bit) or DPTRL = DPL (8 bit)

E.g.:

MOV R_A, A { n = 0, ..., 7 ~~MOV DPTR, A~~
ADD A, R_n ~~MOV R_m, R_n~~
MOV DPL, R_n → Don't use

- 3) Direct Addressing Mode

- Possible to access RAM data from 80 30 to FF only (RAM from 00 to FF, but below that registers are present) => byte addressing.
- Although the entire of 4KB bytes of RAM can be accessed using direct addressing mode, it is most often used to access RAM loc 30-FFH.

E.g.:

MOV R₀, 40H → address, not data
MOV 55H, A → address, not data
MOV A, 4 ; ≡ MOV A, R₄
MOV 6, 2 : copy R₂ to R₆
* MOV R₆, R₂ is invalid

- 4) Register Indirect Addressing Mode

- Indirect means two-step process
- E.g. MOV A, @R_y

At location R_y in RAM, data is present, we must move that to register A, move content of RAM loc where address is told by R_i to A, (i=0, j=1)

E.g. MOV @R_a, B

- At location R_a in RAM, move data from register B and store it in that location, in other words, content of register R_a or R_d is source or target in MOV, ADD and SUBB instructions.
- We can use only R₀ or R₁ registers here.

- 5) Indexed Addressing Mode

- Can access ROM data also along with this
- Instead of MOV, we use MOVC, where 'c' represents code.

This mode is widely used in accessing data elements of look-up table entries located in the program(code) space ROM at the 8051.

E.g. MOVC A, @A+DPTR

- A = Content of address A + DPTR from ROM
- Note: Because the data elements are stored in the program (code) space ROM of the 8051, it uses the instruction MOVC instead of MOV. The 'c' means code.

17-07-19



Serial Data Input / Output

→ Serial Data Interrupts

→ Data Transmission

→ Data Reception

→ Serial Data Transmission Modes

- Mode 0 - Shift Register Mode
- Mode 1 - StandardUART
- Mode 2 - Multi-processor Mode
- Mode 3

→ Introduction

- Generally, serial data is slow.

• At the ending of data transmission | receiving
and at the ending of data transmission | receiving
there are interrupts for the processor to
help in serial data transfers.

→ Special Purpose Buffer

- We have only one buffer 'buf' that works
in mutual exclusive manner to transmit
or receive the data.
- Memory → buf → External Device

External Device → buf → Memory

→ Special Purpose Registers

- Pins P3.0 and P3.1 are used
- RXD = 1 → receive data
- TXD = 1 → transmit data
- Both must not be 1 at the same time
- SCON - Serial Port Control
 - Controls Data Communication
 - PCON - Power Port Control
 - Controls data rates

→ Data Transmission

- Data that we want to transmit must be written
into buf. Once buf is full, then data
transmission takes flag. Ti is set at the
end of transmission.
- Ti = 0 → Transmission is occurring. Buf full,
data transmission is taking place, don't write into
it.
- Ti = 1 → buf is empty, transmission complete
can write into it

→ Data Reception

- For data reception, receive enable flag
(REN) must be set to 1.

- Also, Ri with above conditions for receiving

→ Serial Data Interrupts

- i) Transmit Interrupt Flag (TI)
- ii) Receive Interrupt Flag (RI)

- For data reception, receive enable flag

- Also, Ri with above conditions for receiving

→ Baud Rates (negotiation) and fixed in Mode 0,

it is variable in all other three modes and also lower.

• Initially, both flags are 0. Transmit interrupt flag is set to 0 when bit 1 fine/reached in Mode 0.

• At beginning of stop bits in other mode.
• This is done so that time is given for the processor till it reaches last bit to transmit data. So, transmission interrupt flag Ti is set to 1 whenever transmission is completed.

• So, receive interrupt flag Ri is set to 1

• When transmission is completed.

• Initially, both flags are 0. Transmit interrupt flag is set to 0 when bit 1 fine/reached in Mode 0.

• At beginning of stop bits in other mode.
• This is done so that time is given for the processor till it reaches last bit to transmit data. So, transmission interrupt flag Ti is set to 1 whenever transmission is completed.

• So, receive interrupt flag Ri is set to 1

• When transmission is completed.

→ SCON

Mode 2 & 3

SMD	SMS4	SMS2	REN	TBS1	RBS	Ti	Ri
7	6	5	4	3	2	1	0

- RBS: Stop bit in mode 4, not used in mode 0

- Ri : Halfway through stop bit

- Bit 7 time is Mode 0, beginning of the stop bit in other way

- Nodes in SCON

SMD	SMS4	Mode
0	0	0
0	1	1
1	0	2
1	1	3

Mode bits

- SM2 - Multi processor mode bit

- i) Multiprotocol communication in Mode 2 and Modes when set to '1' interrupt generated i.e. Stop bit will

- if bit 9 of received data is '1' and set to '0' if stop bit is '0'.

- ii) Set to '1' for Mode 1 if no interrupt is generated (unless a valid stop bit is generated), otherwise set to '0'.
- iii) Clear to '0' if mode '0' is in use, otherwise set to '1'

- REN=1 while receiving data

- Ti and Ri are transmit and receive interrupt flags

→ PCON

SMD	-	-	GPO	GPO	PD	IDL
7	6	5	4	3	2	1

- SMD = 0 → same frequency as times 4 frequency

- = 1 → double the baud width

Formula to find Baud Rate in Serial Mode 1

$$f_i(\text{baud}) = \frac{2^{SMD}}{12[754 - (T_{MS})]} \times \text{oscillator}$$

- GPO, GPO set by user for user applications
- General Response User Flags 0 and 1

If something happens while performing a task, these flags work as interrupts.

- PD = Power Down Mode

- Set when power consumption is more

- IDL = Ideal Mode

→ Modes

- i) Mode 0 - Shift Register Mode

- SMD = 0, SMS4 = 1

- Shift is used to transfer 8 data bits
- Baud Rate = $\frac{1}{12} \times \text{oscillator frequency}$

- ii) Mode 1 - Standard UART

- SMS4 = 0, SMS2 = 1

- Shift is 40 bit full duplex receiver/transmitter
- 40 bits are: 1 start bit, 8 data bits, 1 stop bit

- whenever we are sending stop bit, T₁ flag is set.
- receiver data is loaded into shift register iff:
 - i) t must be 0 AND
 - ii) S0 = 0 OR Stop bit = 1

- whenever we receive data, start bit is discarded
- data bits go to shift, stop bit is saved in RRS (Receive bit # 8) of SCON register.

Band Rate: $f_{band} = \frac{2^{1000}}{32} \times \text{oscillator}$

$$\frac{32}{22[256 - (T_{H1})]} \times \text{oscillator}$$

- $f_{band} = 2^{1000} \times \text{oscillator frequency}$
- 32

↳ Used when we use Timer Mode 2

- ↳ Above formulae for other timer modes
- ↳ Note: $T_{H1} = \text{Timer 1 frequency}$

(iii) Mode 2 - Multiprocessor Mode

- Start bits is 11 bit
- (1 start bit + 9 data bits + 1 stop bit)
- 9th data bit is copied from TBS in SCON during transmission and stored in RBS of SCON
- Start and stop, both bits are discarded.
- Others similar to Mode 1
- Band Rate: $f_{band} = 2^{1000} \times \text{oscillator frequency}$
- 64

(iv) Mode 3

- Same as Mode 2.
- But use Band Rate formula: $f_{band} = 2^{1000} \times \text{oscillator}$
- ↳ the one for Mode 1
- 32

Interrupts

- Generally, we are engaging in some tasks and in between, external or internal forces come and it is upto us whether we accept it or not.

- Interrupt halts the other process and executes the other tasks and after executing this task it goes back to old task and executes the process from the position where it has left it.

- If a process is being executed and an external signal halts it, it encodes an address in an address/interrupt service routine, and then it continues executing the previous task.
 - Interrupts is 8085:
- i) TFO (External Interrupt)
 - Whenever we use timer 0, if it exceeds its capacity (becomes all 1s) it is set.
 - ii) RF 1 (Internal Interrupt)
 - Whenever we use timer 1, if it exceeds its capacity (becomes all 1s) it is set.

- i) Serial Port (T₁, R₁) (Internal Interrupt)
 - whenever serial data transmission / reception occurs, the respective interrupt are set.

• E.g. Oscillator frequency = 6 MHz
 \rightarrow Band Rate in Mode 0 = $\frac{1}{40} \times 6 = 0.5 \text{ MHz}$
 $= 500 \text{ kHz}$

v) INTO (External Interrupt)

- This is set when P3.2 value becomes 0.
- v) INTO (External Interrupt)
- This is set when P3.3 value becomes 0.

IE:

- whenever an interrupt occurs, PC value becomes address of the next location to be executed, in the interrupt service routine.

Note: The stack pointer points to the instruction from where the execution has to continue.

After the interrupt service routine is executed, the value from the stack pointer goes to program counter and execution continues.

- Once interrupt occurs, it depends on the processor whether or not to execute it. If the interrupt is executed, the value for that particular interrupt is cleared or reset.

- Reset is non maskable interrupt, whenever this option is used the interrupt has to be enabled executed and the programme runs from the beginning.

- Maskable interrupts may or may not be executed.

* - IED-IT1 → Edge
IT0-IT2 → Signal type

- Logic 1:



- Interrupt Enable / disable

- If interrupt enable IE is high, only then the interrupts are enabled, but if this flag is low, all the interrupts will not be executed.

IE:

EA	-	ET2	ES	ET1	EX1	ET0	EX0
1	c	5	4	3	2	1	0

→ Interrupt Enable Register (Special Function Register)

— EX0 = 1 → external interrupt occurred

= 0 → external interrupt did not occurred

— ET0 = 1 → external timer 0 occurred

= 0 → external timer 0 not occurred

— EX1 = 1 → external interrupt 1 occurred

= 0 → external interrupt 1 not occurred

— ES = 1 → enable serial port (when RI = 1 or TI = 1)

= 0 → disable serial port

— ET1 = Reserved

— ET2 = 1 → external timer 2 occurred

= 0 → external timer 2 not occurred

- Software Enabled Interrupts

Possible to set any interrupts externally by programmer by using bitfield addresses

- Set by action → normal interrupts
- Set by programme interference

→ Software generated interrupts

- interrupt priority is a special function
 - interrupt priority depends
 - if flag = 0 → priority is low
 - if flag = 1 → priority is high
 - set externally first by programmer
 - but, by default, the priority order is different, or, if many flags are set in different order, the priority order is followed:
 - priority order is followed:

- Values changed when 'RESET' is pressed

SBUF - XY
PCON - 0XX^b (b = binary data) (SMOD = 0)

T_{ED}	high	$P_C = 000$
T_{TO}	to	$DPTR = 00t$
T_E	low	$A = 00$
TF_1		$B = 00$
Serial E _t and R _t	↓	$SP - 04$

- interrupt directions
 - 0003
 - 000B
 - TFO
 - TFO

P0.3 - FF
 1P- XXXXXXXXb (b = binary data)
 IE- XXXXXXXXb (b = binary data)

- Serial T₂ and R₂ - 0023
- I⁴: Interrupt Priority Register → Introduction → Timer Flag Trig → Serial Port Trig → External Inter



— — — — —

$$T_F = 0 \rightarrow \text{low}$$


→ Interrupt Destinations
→ Software Generated Interrupts

b7c


Circuit Diagram(s)




Port 0 Pin Configuration




Alternate Output



Point 1 Pin Configuration



Port 3 Pin Configuration



25.09.19 UNIT-II : PROGRAMMING USING 8051

→ Note :

Programming 8051

→ Data Transfer Instructions:

Register Name (SFRs)	Bit Addressable
TCON	✓
TMOD	✗
SCON	✓
PCON	✗
IE	✓
IP	✓

- Register in 8051

• 34 = 32 + 2 (general purpose), 8 bit length

(Mnq) (A, B)

• 2 specific 16 bit register (PC, DPTR)

SFRs: PCON, TCON, SCON

- We have 28 data transfer instructions in total, which fall in the above three categories (MOV, PUSH, POP)
- Data Transfer instructions are divided into five categories :

i) Addressing Modes

(Immediate, Register, Direct, Indirect)

ii) External Data Modes

iii) Code Memory ROM Data Modes

iv) Push and Pop Instructions

v) Data Exchange

- Data can be moved from accumulator or to accumulator, register to register moving (MOV R₁, R₂) is not possible.

① Addressing Modes

- Specifies how operands are divided in instruction

A) Immediate Addressing Mode

- # (Pound) symbol represents immediate addressing mode
- No instruction uses register B directly.
- Instead of it, we use its address directly.
- Note: R₉ = Any register bank, A = Accumulator

DPTR = Data Pointer

- The instructions are:

→ MOV R₉, #n Byte data [Eg. MOV R0H, #10]
→ MOV A, #n 16-bit data
→ MOV DPTR, #nnn 16-bit data

- We select register bank using R₀₀, R₀₁ in program counter.
- Whenever we use R₀₀, if we want to use something else, we must reset it which is bit addressable.

B) Register Addressing Mode

- Data must include / involve Accumulator
- Two instruction to be used to move data from one register to another (R → A → R)
- Used to move data among / between registers
- The instructions are:
→ MOV A, R₉
→ MOV R₉, A

C) Direct Addressing Mode

- Here, we use the addresses of internal RAM.

D) Indirect Addressing Mode

- In place of R_p, we can use only R₀₀ or R₀₁, but not R₉ to R₁₂.
- It is a two-step process to access data.
- Eg. MOV @R_p, #n → The data #12h will be stored in the address stored by R_p, i.e., 2F hex MOV @R_p, 12h

• Instructions:

- MOV @RP, A
- MOV @RP, add
- MOV @RP, A
- MOV add, @RP
- MOV A, @RP
- MOVC A, @A + PC

② External Data Modes

- We use external RAM here.
- MOV X → X represents external RAM.
- Note: @RP and @DPTR contain addresses related to external RAM.
- Instructions:
 - MOV A, @RP
 - MOV A, @DPTR
 - MOVX @RP, A
 - MOVC A, @DPTR, A

③ Code Memory ROM Data Mode

- Used to access data in ROM (Internal / External)

• Instructions use C for code.

- We can access ROM memory using PC or DPTR
- Let A = 034, DPTR[SP] = 0225, so, we move value in ROM address 1239 to accumulator
- Add the value in Accumulator to DPTR, PC

- We get a value, the value in that address of ROM will be copied to accumulator
- Possible to copy data to accumulator only, no other way.

• Source side address is available, destination side accumulates in available since data can be written only once in ROM, cannot be re-written / overwritten.

• Instructions:

- MOVE A, @A + DPTR
- MOVC A, @A + PC

④ Push and Pop Instructions

- Push - Stack pointer increased by 1, data is placed inside the stack memory.
- Pop - Data is popped from the stack memory. Stack pointer is decremented by 1.
- Use addresses only (even for registers).
 - Eg. POP R0 → pop data from stack pointer to register R0
 - Eg. PUSH R0 → push data from register R0 to stack

- Stack pointer will be initialised between 30 and FF, but avoid FF as we cannot increment after it.
- By default, whenever reset is pressed, stack pointer is initialized to 07.

- Instructions:
 - PUSH add
 - POP add

26-07-19

⑤ Data Exchange

- whenever we use moving instructions, no effect on source data.

- But, exchange instructions are used to exchange data between registers (S) and accumulator.
- 'D' → indicates that only the lower nibble data is exchanged.
- Instructions:
 - XCH A, R_p
 - XCH A, add
 - XCW A, @R_p
 - XCWD A, @R_p

NOTE:

- i) Copy the byte in TCON register to register R2 in four different methods.

- ~~Ans:~~

- 1) Byte level Operations
- 2) Bit level Operations
- 3) Rotate and Swap Operations

- Generally we have four logical operations (AND, OR, XOR, NOT).
- 8051 microcontroller supports all these operations.
- Both data transfer operations and logical operations do not affect any of the flags.
- But, only in one case, i.e., whenever we use PSW in any of the operations, flag will be affected, otherwise, no change in flags.

Categories:

AND	ANL	RL	IN RAM:
OR	ORL	RR	0 - 31: Page Bank
XOR	XRL	RLC	32 - 47: Bit Address
NOT	CPL	RRC	
		SWAP	

- ii) Put the number 34 in registers R5, R6, R7 in different ways.

MOV R₆, #34

① Byte Level Operations

→ ANL A, #11	→ CLR A [Accumulator = 00]
→ ANL A, add	→ CPL A [One's complement of val in acc]
→ ANL A, @R _p	
→ ANL A, R _a	Value in acc AND with val in R _a , store val in acc
→ ANL add, A	
→ ANL add, #11	

Replace ANL with ORL and XORL

② Bit level Operations

- Addresses 0-3F in internal RAM are used for register banks.
- Addressed 32-47 (20-2F) are used for bit addressing

bit addressing

- Internal RAM		→ P0
20	00 - 07	→ P1
21	08 - 0F	→ P2
22	10 - 17	→ P3
23	18 - 1F	→ PSW
24	20 - 27	→ TCON
		→ SCON

2F 78 - 7F

bit number b = beginning -

- Instructions

→ ANL C,b

* Here, small 'b' represents bit addressable

area, the address, and 'C' represents the value of carry bit in accumulator. 'b' represents the complement value of 'b'.

→ ANL C,1b b = address pointing to bit area of RAM

→ CPL b

→ CLR C

→ CLR b

→ SETB C

→ SETB b

↳ Internal RAM bit addressing

③ Rotate and Swap operations

→ A 0E4 0E6 ... 0E3 0E0
→ B 0F1 0F3 0F6 ... 0F1 0F0
→ DE 0F4 0F2 0F5 ... 0F4 0F6

→ SFR Bit Addresses
→ A 0E4 0E6 ... 0E3 0E0
→ B 0F1 0F3 0F6 ... 0F1 0F0
→ DE 0F4 0F2 0F5 ... 0F4 0F6

③ Rotate and Swap operations

i) Rotate Left - RL - 8 bit rotate operation



ii) Rotate left with carry - RLC - 9 bit rotate operation

LSB = CY
CY = MSB

iii) Rotate Right - RR - 8 bit rotate operation

MSB = LSB
LSB = CY
Shift Right

iv) Rotate Right with carry - RRC - 9 bit rotate operation

MSB = CY
LSB becomes MSB and MSB becomes LSB
Equivalent in performing 4xRL or 4xRR operations

Note:

- Rotate and swap operations can be done only with accumulator.
- For every rotate left operation, the value in the accumulator doubles itself (west decimal)
- For every rotate right operation, the value in the accumulator halves itself (west decimal)
- ↳ Consider lower nibble and higher nibble separately.

Arithmetic Operations

- In data transfer and logical instructions, generally, no flags will be affected unless in special cases.
→ psw is used
→ Data transferred to CY bit, etc.
- Arithmetic operations directly effect arithmetic flags (Carry, Parity, Overflow, Auxiliary Carry) mainly.
- Instructions:
 - ADD → Addition
 - SUB → Subtraction
 - MUL → Multiplication
 - DIV → Division
 - INC → Increment
 - DEC → Decrement
 - DATA → Decimal Arithmetic

Eg. ANL A,#12h	RL RL RL RL SWAP	
A → 12	000A 0050	↓ SWAP
24	0010 0100	= LX ROTATE
48	0100 1000	LEFF
90	1001 0000	(OR)
21	0D10 0001	LX ROTATE
SWAP 12	0001 0010	RIGHT
Eg. ANL A,08	ANL C,08	
ANL A,00	ANL C,00	
↓ bit	↓ bit	
→ Byte level instructions	→ Bit level instruction	
		- Addition operations
		• They add two 8 bits of data
		→ ADD R, #n
		→ ADD A, R
		→ ADD A, direct
		→ ADD A, @ R <i>i</i> (<i>i</i> =0/1)
IF		
2F		
↓ 3 bit Addressable		
2F ↓ 010100		
20 010100		
08 2F } Register Banks		
00 00		

Multi byte (8bit + 8bit + CY bit) addition to solve multi byte

→ ADDC A, #n	Eg. 01 FF
→ ADDC A, R	+ 01 01
→ ADDC A, direct	
→ ADDC A, @ R <i>i</i> (<i>i</i> =0/1)	

- Subtraction operations
- Subtracted value is subtracted from accumulator
- Value in R is subtracted from accumulator, and then the value is stored in accumulator.
- Before performing subtraction, you must clear carry flag to 0.

Instructions:

- SUB A, #n
- SUB A, R
- SUB A, direct
- SUB A, @R;

- Increment and Decrement operations

- The value in Accumulator (A), value in Register value in direct address (direct), value in address held by R, where i=0 is incremented or decremented by 1.

- Data pointer can only be incremented, cannot be decremented, because it can enter be used to access external data addresses.

- given a starting address and can only be incremented, like program counter.
- Instructions:

- INC A → DEC A
- INC R → DEC R
- INC direct → DEC direct
- INC @R; → DEC @R;
- INC DPTR

- Multiplication operations multiplied with the value

- Value in Accumulator multiplied with the value in register B.
- Value stored / Result stored as:
- Value stored B A

higher bit deleted → lower bit data stored in A stored in B

- Carry flag will always be 0 when multiplication is performed.

- Overflow flag may be set or reset
- When $A \times B > FF$ → overflow is set
- When $A \times B < FF$ → overflow is reset
- must see register B also

for higher nibble

- when $A \times B < FF \rightarrow$ overflow is reset
→ must see register A only

for lower nibble

- Instruction:

- MUL AB

- Division Operations

- Value in Accumulator divided with the value in the Register B
- The quotient is stored in the Accumulator and the remainder is stored in register B.

- The value in register B, i.e., the remainder must always be lesser than the value in register B, i.e., the divisor.
- Instruction: → DIV AB

- Devoid Arithmetic

• Must be used only when decimal numbers

are used.

• Must be used only after ~~any~~ ADD/TADZ instructions.

• Internal working:

* If CY = 1 or higher nibble > A

→ add 6 to higher nibble

* If Auxiliary CY = 1 or lower nibble > A

→ add 6 to lower nibble

* If CY = 1 and Auxiliary CY = 1, add 66

(6 to higher nibble and 6 to lower nibble)

- Few flags are affected

• ADD

• ADDC

• ANL C, direct

• CJNE

• CLR C

• CPI C

• DAA

• DIV

• MOV C, direct

• MUL

• ORL C, direct

• RLC

• RRC

• SETB C

• SUBB

NOTE: When we perform A1B, if B=00, overflow flag will be set, otherwise it will be reset.

• Unsigned Addition | Subtraction

→ Extreme values = 0 to 255

→ Only carry flag will be affected

→ Do not consider overflow flag.

NOTE: Signed Addition / Subtraction

→ Extreme values are from -127 to +127

→ Carry and overflow flags will be affected.

→ Overflow Flag: Check carry flag of bit 6 and 7

NOR them, XOR = 1 => OV = 1 XOR = 0 => OV = 0

→ Complement sign flag

★ Unsigned Addition:

Eg. 95 + 189

128 64 32 16 8 4 2 1

1 0 1 1 0 1 1 1 1 1

1 1 0 1 1 1 0 1

1 0 0 0 1 1 0 0

★ Signed Addition:

-ve number => +ve no's 2's complement

= 1's complement of +ve no + 1

CY OV

0 0

0 1 → OV = 1 => complement the sign.

$$= 01 \rightarrow 1 = 0000\ 0001$$

$$+ 23 \quad 1^3 = 1111\ 1110$$

$$\begin{array}{r} + \\ \hline 1 \\ \hline 1111\ 1111 \end{array}$$

$$0001\ 1011$$

$$\begin{array}{r} 0001\ 1011 \\ \hline 10001\ 1010 \end{array}$$

$$\rightarrow 3 \text{XOR} 3 = 0 \Rightarrow OV = 0$$

$$\therefore \text{Result} = 00011010$$

$$Eq. + 100$$

$$+ 50$$

→ Jump and Call Instructions

* Program Range:

- Relative Range (-128d to +128d) (ATMP)
- Short Absolute Range (Within the Page) (ATMP)
- Long Range (Through Memory) (ATMP)

* Jumps

- Bit Jumps } Condition is tested, if condition is true, it jumps to a particular location, if
- Byte Jumps } condition is not true, program execution continues
- Unconditional Jumps

* Jump and Call instructions are called as decision codes, as they execute based on some decision. They alter the program execution sequence.


* Other three types of execution are called as action codes.

* Relative Range: From current location, we are able to jump from -128 to +128 decimal. the range is relative range (small range).

* Short Absolute Range: We can jump anywhere within that page (single page). We can jump from any instruction to any other instruction, but within the same page.

- * Page Division:
Consider 16 bit memory: 0000 - FFFF in total.
Divide into $2^5 = 32$ pages.
5 bits for page, remaining 11 bits for address in that page

page no memory address within page



- * Conditional jumps can use short absolute range and long absolute range.

* Bit level Jump Ins instructions (no flags affected in general)

- JC radd (if CY=1, jump to relative address)
- JNC radd (if CY=0, jump to relative address)
- JB b, radd
- (if relative bit (value), i.e., value in address specified by b=1, jump to radd)
- JNB b, radd
- (if bit (value), i.e., value in address specified by b=0, jump to relative address)
- ? → TRC b, radd
- (if bit (value), i.e., value in address specified by b=0, make b=1 and if b=1, make it b=0, and jump to relative address).
(Flag affected only in this instruction, if b value is value of some flag in SP.)
- Here: b → bit level address
- b → relative address

* Byte level Jump Instructions:

- Comparison performed on byte level

ins instructions :

- CJNE = Compare Jump Not Equal

Instructions :

- CJNE A, add, radd

(if val in acc and given address are not equal, jump to relative address, else, continue execution)

execution # A-add is performed

A-val in add < 0 → CY=0 { effect carry flag }

A-val in add > 0 → CY=1 { effect carry flag }

- CJNE A, #n, radd

- CJNE Rn, #n, radd

- CJNE @R P, #n, radd

- DJNZ Rn, radd

- After decrementing by 1 the value present in the register, if the value becomes 0, jump to relative address. else, continue execution

~~Doesn't affect other only has~~

(decrement jump no zero : after decrementing the value present in the register, if the value becomes zero, jump to relative address, else, continue execution)

- JZ radd

- (If accumulator value = 0, jump to radd)

- JNZ radd

- (If accumulator value ≠ 1, jump to radd)

* Unconditional Jump :

Action / Decision must take place, no condition.

ins instructions :

- JMP @A+DPTR

(Add the value in accumulator and data pointer, jump to that particular relative address (sum of A+DPTR) present in accumulator).

- AJMP radd

(Jump instructions for short absolute range).

- LJMP ladd

(Jump instructions for long range)

- SJMP radd

(Jump instructions for relative)

- NOP

(No operation, used to waste time, moves to next instruction)

* Call Instructions :

Used to return to main program after the execution of instructions called by Jump.

Instructions :

- ACALL radd

(Returns to address in short absolute range)


- LCALL ladd

(Returns to address in long absolute range)

01-08-'19

Example Problems on Instructions

→ RET
 Return instruction. Used to go back to place where main execution programme stopped.
 (when subroutine was called) from subroutine.
 Two values are popped from stack and pushed to program counter, so that it knows about the address of the next instruction to be executed.)



1.) Copy the number 8Dh from RAM location 304 to 34h.	MOV A, #8D	→ 2 bytes memory (op code, operand)
→ MOV 30h, #8D	MOV 30h, A	→ 2 bytes memory
MOV 32h, #8D	MOV 32h, A	6x2 = 12 bytes
MOV 33h, #8D	MOV 33h, A	
MOV 34h, #8D	MOV 34h, A	

→ 3 bytes

(Op, dest add, source value)


$$3 \times 5 = 15 \text{ bytes}$$

- 2.) Use the stack to execute the above program.
-

(Subroutines - Similar to functions
 Used for modularity and code reusability)

→ RETI

(Return from Interrupt - Whenever an interrupt occurs, control goes to a particular location to execute the interrupt service routine. The last instruction of the interrupt service routine will be RETI to go back to the original program, from where the execution stopped).



6.) Complement / Invert every bit in register R6 of register bank 0.

- MOV A, R6
- CLR A
- XRL A
- ANL A, #00
- NOTE: 00 ← R0
01 ← R1
02 ← R2
03 ← R3
04 ← R4
05 ← R5
06 ← R6
07 ← R7
- 3.) Swap the contents of registers R7, R6 of register bank 0.
- MOV 30h, R6
MOV 31h, R7
(OR)
MOV 06, 31h
MOV R6, 31h
MOV 07, 30h
- 4.) OR the contents of bytes 1 and 2. Put the result in external RAM location 0100H.
- P0 ← RAM P1 ← RAM P2 ← 0AOH P3 ← 0BOH
MOV A, 90h // Port 1 data copied to accumulator
ORL A, 0AO // OR value in accumulator with val in P2
MOV DPTR, #0100h // Move 4bit address to DPTP
MOVX @DPTP, A // Move val in A to external RAM
- 5.) Use three different instructions to clear the contents of A register
- MOV A, #00h
- CLR AEO
- CLR A
- XRL A
- ANL A, #00

8051 Applications

- Keyboards
- Displays
- A/D (Analog to Digital) and D/A (Digital to Analog)
- Convolution
- Multidigit Integers

→ Keyboards


- Human Factors

- i) Key Switch Factors

- ii) Mechanical Keyboard

- iii) Coded Keyboard

Lead Fox Key Keyboard



Coded Keyboard

Programs for Keyboards

→ Bounce


→ Multiple Keys

→ Key Held


→ Rapid Key Hit

X1 Matrix Keyboard

.....




.....



→ Displays

- Single Line (S)
- Single Character (S)
- Intelligent Alphanumeric
- LCD Display



Row 1: Clear LCD and Memory, Home Cursor
 Row 2: Clear and Home Cursor Only
 Row 3: $RS = 1 \oplus 0$

$\downarrow \rightarrow$ Shift Screen, $0 \rightarrow$ Shift Cursor

$1 \rightarrow$ Cursor Right, Screen Left

$0 \rightarrow$ Cursor Left, Screen Right

$d = 1/0 \rightarrow$ Screen $\overset{(1)}{\text{on}} / \overset{(0)}{\text{off}}$

$c = 1/0 \rightarrow$ Cursor $\overset{(1)}{\text{on}} / \overset{(0)}{\text{off}}$

$b = 1/0 \rightarrow$ Cursor $\overset{(1)}{\text{blink}} / \overset{(0)}{\text{no blink}}$

$S/C = 1/0 \rightarrow$ Screen $\overset{(1)}{\text{top}} / \overset{(0)}{\text{cursor}}$

$R/L = 1/0 \rightarrow$ Shift one space right / Shift one space left

$b \ n \ d$

$d = 1/0 \rightarrow$ eight 1 bit per character

$n = 1/0 \rightarrow$ two / one rows of characters

$t = 1/0 \rightarrow$ 5120 dots per character / 512 dots per character

0001

\rightarrow Write to character RAM address after this

01 \downarrow current address \rightarrow busy \downarrow not busy

10 clear byte \rightarrow Write byte to last RAM charn

11 \rightarrow Read byte from last RAM charn

D0 to D7 \rightarrow given to Data Register

RS, RW, EN

RS = 0 \rightarrow command mode

RW = 0 \rightarrow Write operation

EN = 0 \rightarrow possible to send command data / data register data

LCD is able to receive

EN = 1 \rightarrow LCD is not able to receive

\rightarrow D/A Conversion

• Converts digital values to analog signals

• $D_{out} = -D_{reference} \times (\text{byte in } 1/4000H)$
 where $D_{reference} = \pm 10V$

• Conversion time = 5 micro seconds

- Control Sequence = $\overline{CS} \ \overline{WR}$ then \overline{RD}

ADC Conversion


- Converts analog values to digital signals.
- Data in = reference - when data = 00H + when data = FFH
- Conversion time period = 4 micro second
- Control Sequence = CS then WR then RD

22-08-19

I²C Bus

- Designed for low-cost, medium data rate application.
- Characteristics:
 - Multiple Master
 - Serial (Data)
- Priority Arbitration

Architecture



- Several microcontrollers come with built-in I²C controllers

CAN Bus

- More advantageous than I²C Bus.
- I²C Bus: Speed / Data Rate = 40-80 kbps
- CAN Bus: Speed / Data Rate = 1 mbps

SHARC Processor

NOTE: RISC Architecture, CISC Architecture

- RISC Processor consists 32 bit data register, each byte has 4 bytes of data (like, 32)
- Big Endian mode → data stored from MSB to LSB
- Little Endian mode → data stored from LSB to MSB

Instructions of RISC processor