
Internship Project

Toggle Coverage Analysis and Flop Retention

Mentored by: Ravi Mangal and Shamsheer Shaik

Internship Assignments






Toggle Coverage Analysis

- > Problem Statement
- > Approach
- Accomplishments



Problem Statement



- Carry out toggle coverage analysis
- Python based automation flow for exclusion file extraction
- Exclusion file comprises of tied off or floating signals in the DUT
- Exclusions are thoroughly reviewed with RTL team and are waived during toggle analysis




- Created a top-level Python execution file that runs three Python scripts sequentially
- Each script takes a specific log file as input and generates a vRefine file



Smart Exclusion File Creation

- User creates an exclusion file at the top level
- Automation dumps an exclusion file across all the hierarchies for the connected signals using the design elaboration database.





Accomplishments

- The flow generates exclusion files for automated identification of constant or unconnected signals in the design
- > Flow saves time spent by user to exclude the connected signals across all hierarchies via smart exclusion process
- These vRefine files would be used to exclude the respective signals during the toggle coverage analysis, thereby optimizing the design verification



Flop Retention

- > Problem Statement
- > Approach
- > Accomplishments



Problem Statement

```
always ff @(posedge clk or negedge rst n) begin
  if(~rst n) begin
    frequency index set q
  end else begin
    frequency index set q <= frequency index set q next;
  end
end
```

Declaring **frequency_index_set_q** as the flop output

- Generate a list of internal flops declared in multiple system Verilog files located in various possible paths
- Locate the output signals of flip flops within multiple RTL files written in system Verilog whose path is provided
- Integrated the file into the existing CL and troubleshoot the errors



```
Flop output signal
```

```
always_ff @(posedge clk or negedge rst_n) begin
   if(~rst_n) begin
   sw_sr_state[`$i`] <= '0;
end else if (csr_sw_sr_state_change_trig[`$i`]) begin
   sw_sr_state[`$i`] <= csr_sw_sr_state_change_value[`$i`];
end else begin
   sw_sr_state[`$i`] <= sw_sr_state_next[`$i`];
end
end</pre>
```

Declaring a flip flop output signal

```
sw pd_state, sswrp_gmc_top_tb.lane[0].dut.u_gmc_top.u_gmc_lane.u_gmc_core.u_gmc_core_low_power.u_lp_retention.sw_pd_state
sw_sr_state, sswrp_gmc_top_tb.lane[0].dut.u_gmc_top.u_gmc_lane.u_gmc_core_u_gmc_core_low_power.u_lp_retention.sw_sr_state
sw_cs_state, sswrp_gmc_top_tb.lane[0].dut.u_gmc_top.u_gmc_lane.u_gmc_core.u_gmc_core_low_power.u_lp_retention.sw_cs_state
lp_data_fsm_cs, sswrp_gmc_top_tb.lane[0].dut.u_gmc_top.u_gmc_lane.u_gmc_core.u_gmc_core_low_power.u_lp_retention.lp_data_fsm_cs
lp_ctrl_fsm_cs, sswrp_gmc_top_tb.lane[0].dut.u_gmc_top.u_gmc_lane.u_gmc_core.u_gmc_core_low_power.u_lp_retention.lp_ctrl_fsm_cs
cs_fsm_cs, sswrp_gmc_top_tb.lane[0].dut.u_gmc_top.u_gmc_lane.u_gmc_core.u_gmc_core_low_power.u_lp_retention.lp2_fsm_cs
lp2_fsm_cs, sswrp_gmc_top_tb.lane[0].dut.u_gmc_top.u_gmc_lane.u_gmc_core.u_gmc_core_low_power.u_lp_retention.lp2_fsm_cs
```

Output csv file

Searched through all available directories and utilized the syntax of flip flops in System Verilog to identify and extract the relevant output signals



Accomplishments

- Added automated checkers for flop retention during teardown
- Second phase of the task encompassed integrating this file into the existing CL, executing the test cases, and troubleshooting any errors
- Obtained valuable insights into the process of running test cases and the debugging methodologies involved



Parameter Extraction and Verification

- Problem Statement
- > Approach
- Accomplishments



Problem Statement: Part 1

```
sswrp gmc top tb.u gmc top gspan fsw sender inst 2...instance of module gmc top gspan payload initiator
RegSSClocks...parameter int = 1
RegChanWidth...parameter int = 3
AckSSClocks...parameter int = 1
SyncDepth...parameter int = 3
MaxRetimers...parameter int = 10
DataWidth...parameter int = 3
sswrp gmc top tb.u gmc top gspan fsw sender inst 1...instance of module gmc top gspan payload initiator
RegSSClocks...parameter int = 1
RegChanWidth...parameter int = 3
AckSSClocks...parameter int = 1
SyncDepth...parameter int = 3
MaxRetimers...parameter int = 10
DataWidth...parameter int = 3
sswrp gmc top tb.u gmc top gspan fsw sender inst 0...instance of module gmc top gspan payload initiator
RegSSClocks...parameter int = 1
ReqChanWidth...parameter int = 3
AckSSClocks...parameter int = 1
SyncDepth...parameter int = 3
MaxRetimers...parameter int = 10
DataWidth...parameter int = 3
```

Input file containing parameters from different instances

 Create a python script which takes a list of parameters from different instances and dumps it into a csv output



```
sswrp_gmc_top_tb.u_gmc_top_cti_targ_if...instance of interface req_ack_target_if
i_payload...variable type parameter PAYLOAD_TYPE = 1'h0
sswrp gmc top tb.u gmc top cti init if...instance of interface reg ack initiator if
i_payload...variable type parameter PAYLOAD_TYPE = 21h0 Parameter name
                                                                                sswrp gmc top tb.u gmc top cti targ if
           Input log file
                                                                                i payload, 1'h0
                                                                                sswrp gmc top tb.u gmc top cti init if
                                                                                i payload, 2'h0
```

Output csv file

Utilized the parameter name, its hierarchy and its value from input log file to generate the output csv file



Problem Statement: Part 2

```
SSWTP_gmc_top_tb.lane[0].dut.u_gmc_top
SYNC_DEPTH,2
DV_STUB_PHY,1
sswrp_gmc_top_tb.lane[0].dut.u_aux.u_aon.u_phy_axi_xfw_awrap_MFW_T_GOR32M35
AXUIPLSB,32'h00000006
AXUIPLEN,32'h00000008
AXUGLLSB,32'h00000000
PUIPLSB,32'h00000006
PUIPLEN,32'h00000006
PUIPLEN,32'h00000008
PUGLLSB,32'h00000001e
PUGLLEN,32'h000000000
```

Input file containing parameters from different instances and their expected values

 Create a script which generates sv file that flags an error if there is a mismatch between the parameter values in the RTL file and csv



```
SYNC_DEPTH, 2

DV_STUB_PHY, 1

initial begin

if(sswrp_gmc_top_tb.lane[0].dut.u_gmc_top.SYNC_DEPTH != 2) begin

'uvm_error("PARAM_VALUE_CHECK",$sformat("Param value mismatch!!, RTL param value = %h and expected value from CSV= %h",sswrp_gmc_top_tb.lane[0].dut.u_gmc_top.SYNC_DEPTH,2))

end

if(sswrp_gmc_top_tb.lane[0].dut.u_gmc_top.DV_STUB_PHY != 1) begin

'uvm_error("PARAM_VALUE_CHECK",$sformat("Param value mismatch!!, RTL param value = %h and expected value from CSV= %h",sswrp_gmc_top_tb.lane[0].dut.u_gmc_top.DV_STUB_PHY,1))
```

Input csv and output sv file for parameter verification

Utilized the hierarchy of the modules of different instances and their expected values to flags errors in case of any mismatch



Accomplishments

UVM_ERROR @ 0 ps: reporter [sswrp_gmc_top_tb.lane[0].dut.u_gmc_top.DV_STUB_PHY : PARAM_VALUE_C
HECK] Param value mismatch!!, RTL param value = 00000000 and expected value from CSV= 00000001

Error in run.sh.log file of one of the test cases

- Developed a script for automated parameter verification flow
 - ➤ The created script generated a sv file that helped in finding **mismatches** of **parameter values** between the RTL file and the CSV file
 - Detected the discrepancy between the value of the parameter DV_STUB_PHY in the RTL file and the value it was supposed to have



Automated Assertion Generator

- Problem Statement
- > Approach
- Accomplishments



Problem Statement

```
logic u_lpddr5x_ram_gs0_ram_0_0_SD;
logic u lpddr5x ram gs0 ram 0 0 DSLP;
assign u_lpddr5x_ram_gs0_ram_0_0_ISOSRM = sswrp_gmc_top_tb.lane[0].dut.u_gmc_top.u_gmc_scan_box.u_gmc_phy_wrapper.GEN_PHY.u_lpddr5x_ram_gs0.ram_0_0.ISOSRN;
assign u lpddr5x ram gs0 ram 0 0 ISORET = sswrp gmc top tb.lane[0].dut.u gmc top.u gmc scan box.u gmc phy wrapper.GEN PHY.u lpddr5x ram gs0.ram 0 0.ISORET;
assign u lpddr5x ram qs0 ram 0 0 SD = sswrp gmc top tb.lane[0].dut.u gmc top.u gmc scan box.u gmc phy wrapper.GEN PHY.u lpddr5x ram gs0.ram 0 0.SD;
assign u lpddr5x ram gs0 ram 0 0 DSLP = sswrp gmc top tb.lane[0].dut.u gmc top.u gmc scan box.u gmc phy wrapper.GEN PHY.u lpddr5x ram gs0.ram 0 0.DSLP;
 property sswrp_gmc_sram_u_lpddr5x_ram_gs0_ram_0_0_ISOSRM_cg_check_P;
   @(posedge clk) disable iff (ISOSRM assert disable)
      (gmc init done === 1) |-> $stable(u lpddr5x ram gs0 ram 0 0 ISOSRM);
  property sswrp gmc sram u lpddr5x ram gs0 ram 0 0 ISORET cg check P:
   @(posedge clk) disable iff (ISORET assert disable)
     (gmc_init_done === 1) |-> $stable(u_lpddr5x_ram_gs0_ram_0_0_ISORET);
  property sswrp gmc sram u lpddr5x ram gs0 ram 0 0 SD cg check P;
   @(posedge clk) disable iff (SD assert disable)
      (gmc init done === 1) |-> $stable(u lpddr5x ram gs0 ram 0 0 SD);
  endproperty
 property sswrp gmc sram u lpddr5x ram gs0 ram 0 0 DSLP cg check P:
   @(posedge clk) disable iff (DSLP assert disable)
      (qmc init done === 1) |-> $stable(u lpddr5x ram qs0 ram 0 0 DSLP);
  endproperty
  sswrp_gmc_sram_u_lpddr5x_ram_gs0_ram_0_0_ISOSRM_cg_check_A : assert_property (sswrp_gmc_sram_u_lpddr5x_ram_gs0_ram_0_0_ISOSRM_cg_check_P)
   begin
   'ASSERT RPT(
      "sswrp gmc sram u lpddr5x ram gs0 ram 0 0 ISOSRM cg check P",
      $sformatf("ISOSRMToggled unexpectedly")
  sswrp gmc sram u lpddr5x ram gs0 ram 0 0 ISORET cg check A : assert property (sswrp gmc sram u lpddr5x ram gs0 ram 0 0 ISORET cg check P)
   begin
   'ASSERT RPT
      "sswrp gmc sram u lpddr5x ram gs0 ram 0 0 ISORET cg check P",
      $sformatf("ISORETToggled unexpectedly")
```

Create a Python script that accepts specific signal paths as input and generates a file containing system Verilog assertions that assert certain properties of these signals

Snippet of the generated assertion file



```
sswrp_gmc_top_tb.lane[0].dut.u_gmc_top.u_gmc_scan_box.u_gmc_phy_wrapper.GEN_PHY.u_lpddr5x_ram_gs0.ram_0_0.ISOSRM
sswrp gmc top tb.lane[0].dut.u gmc top.u gmc scan box.u gmc phy wrapper.GEN PHY.u lpddr5x ram gs0.ram 0 0.ISQRET
sswrp gmc top tb.lane[0].dut.u gmc top.u gmc scan box.u gmc phy wrapper.GEN PHY.u lpddr5x ram gs0.ram 0 0.50
                                                                                                                                                                                     Input Signals
logic u_lpddr5x_ram_gs0_ram_0_0_SD;
logic u_lpddr5x_ram_gs0_ram_0_0_DSLP;
assign u_lpddr5x_ram_gs0_ram_0_0_ISOSRM = sswrp_gmc_top_tb.lane[0].dut.u_gmc_top.u_gmc_scan_box.u_gmc_phy_wrapper.GEN_PHY.u_lpddr5x_ram_gs0.ram_0_0.ISOSRM;
assign u lpddrsx ram ga0 ram 0 o ISORET = sawrp gmc top tb.lame(s).dut.u gmc top.u gmc scan box.u gmc phy wrapper.GEN PHY.u lpddrsx ram ga0.ram 0 o .ISORET; aassign u lpddrsx ram ga0 ram 0 o .SOB = sawrp gmc top tb.lame(s).dut.u gmc top.u gmc scan box.u gmc phy wrapper.GEN PHY.u lpddrsx ram ga0.ram 0 o .SO;
 assign u_lpddr5x_ram_gs0_ram_0_0_DSLP = sswrp_gmc_top_tb.lane[0].dut.u_gmc_top.u_gmc_scan_box.u_gmc_phy_wrapper.GEN_PHY.u_lpddr5x_ram_gs0.ram_0_0.DSLP;
  property sswrp_gmc_sram_u_lpddr5x_ram_gs0_ram_0_0_ISOSRM_cg_check_P;
    @(posedge clk) disable iff (ISOSRM_assert_disable)
      (gmc init done === 1) | -> sstable(u lpddr5x ram gs0 ram 0 0 ISOSRM);
   property sswrp_gmc_sram_u_lpddr5x_ram_gs0_ram_0_0_ISORET_cg_check_P;
    @(posedge clk) disable iff (ISORET_assert_disable)
      (gmc_init_done === 1) |-> $stable(u_lpddr5x_ram_gs0_ram_0_0_ISORET)
  (gmc_init_done === 1) |-> sstable(u_lpddr5x_ram_gs0_ram_0_0_SD);
  property sswrp_gmc_sram_u_lpddr5x_ram_gs0_ram_0_0_DSLP_cg_check_P;
@(posedge_clk) disable iff (DSLP_assert_disable)
      (gmc_init_done === 1) |-> $stable(u_lpddr5x_ram_gs0_ram_0_0_DSLP);
   endproperty
   sswrp_gmc_sram_u_lpddr5x_ram_gs0_ram_0_0_ISOSRM_cg_check_A : assert property (sswrp_gmc_sram_u_lpddr5x_ram_gs0_ram_0_0_ISOSRM_cg_check_P)
  else
    begin
                                                                                                                                                               Generated assertion file
      "sswrp_gmc_sram_u_lpddr5x_ram_gs0_ram_0_0_ISOSRM_cg_check_P",
      $sformatf("ISOSRMToggled unexpectedly")
    end
  sswrp_gmc_sram_u_lpddr5x_ram_gs0_ram_0_0_ISORET_cg_check_A : assert property (sswrp_gmc_sram_u_lpddr5x_ram_gs0_ram_0_0_ISORET_cg_check_P)
    begin
      "sswrp_gmc_sram_u_lpddr5x_ram_gs0_ram_0_0_ISORET_cg_check_P", ssformatf("ISORETToggled unexpectedly")
```

- The python script declared signals taking hierarchy into account to define the path
- Defined the properties of these signals using the script and asserted them using system Verilog assertions



Accomplishments

- With the help of the script generated system Verilog assertions for signals can be automated
- > The script has a generalized approach in utilizing the hierarchy of the signals present in the input file



Thank You!

