

FPGA CSR read, protected clear, and recovery

The compact wrapper exposes retained status; TRAINERROR clear is ignored, then RESET clear succeeds

Source: Questa 2023.3 · verification/tb_ucie_ltsm_fpga_wrapper.sv · timescale 1 ps

[Signal definitions and functionality ↗](#)

