ECE 408 / CS 483 / CSE 408 Applied Parallel Programming First Exam, Spring 2020

Tuesday 10 March 2020

Nam	e: SOLUTIO	N .
Net l	ID:	
 Write Do not This You : Abso Show 	e your name and ot tear the exam is a closed book are allowed one dutely no interac	exam. You may <u>not</u> use a calculator. handwritten 8.5×11-inch sheet of notes (both sides). ction between students is allowed. clearly indicate any assumptions that you make.
Problem 1	30 points	
Problem 2	24 points	
Problem 3	20 points	
Problem 4	26 points	
Total	100 points	

Problem 1 (30 points): Short Answer Questions

1. (10 points) For each statement below, circle either T for true or F for false.

T	F	Thesyncthreads() function synchronizes all threads in the grid.		
T	F	Theglobal function qualifier indicates that the function can be executed on the host and on the device (GPU). The function can be called from the host or from the device.		
T	F	Thedevice function qualifier indicates that the function is executed on the device. The function can be called from the host.		
T	F	A variable marked with ashared type qualifier is shared among all threads in a thread block, while a variable with aconstant type qualifier is shared among all threads in the grid.		
T	F	Shared memory has higher throughput and lower latency compared to global memory.		

- 2. You decide to parallelize a C program that takes 20 seconds to run on a CPU. You implement a CUDA kernel to replace a C function that consumes 80% of the CPU runtime and find that the total runtime drops to 12 seconds.
 - a. (2 points) How much time was spent in the new code? 8 = 12 20 * (1 0.8) seconds
 - b. (2 points) You measure the execution time for the GPU kernel and find that it finishes in 2 seconds. What other activity can account for the remaining time spent in the new code? USE NO MORE THAN 10 WORDS FOR YOUR ANSWER.

copying memory [between device and host]

3. Relative to a fully connected layer of perceptrons, explain TWO benefits of using a convolution layer when computing the forward path of a deep neural network. USE NO MORE THAN 15 WORDS FOR EACH EXPLANATION. [many possible answers – five listed below]

a.	(2 points) _	(1) fewer weights per perceptron	(2) can change input size w/o retraining
		(3) same weights used for all pe	rceptrons
b.	(2 points) _	(4) maintains spatial relationshi	ps from input in output
		(5) dimensionality of input refle	ected in network structure

4. **(4 points) USING NO MORE THAN 15 WORDS**, explain one advantage of using a **softmax** function rather than an **argmax** function when training a deep neural network for classification.

softmax has smooth, non-zero derivatives [argmax derivative is 0 wherever it is defined]

Problem 1, continued:

5. Your friend notices that the kernel shown below doesn't always work and asks you to help debug it. Each block has a shared flag (cleared in each iteration), and any thread that triggers *some condition* sets the flag. The kernel should terminate when no thread triggers the condition, but sometimes some of the threads terminate early.

a. (4 points) USING NO MORE THAN 30 WORDS, explain what's going wrong.

Thread 0 is able to re	eset the flag to 0 before	re other threads (oth	<u>ier warps) evaluate</u>
1 			_

the flag for the loop test.

b. (4 points) USING NO MORE THAN 15 WORDS, explain how to fix the bug.

Add syncthreads at the start of the loop.

Problem 2 (24 points): Adventures in One Dimension

The GPU kernel below performs a bitwise XOR operation between two vectors. Arrays **A** and **B** are the two input vectors, and array **C** is the output. All arrays consist of 8-bit unsigned integers, **uint8_ts**. The length of all three arrays in bytes is given by the **size_in_bytes** parameter.

1. **(4 points)** If the GPU device supports a maximum of 32 warps per SM and a maximum of 16 blocks per SM, how many threads per block are needed to fully utilize both resources? Show your work and write

```
your answer here: 64
```

32 warps/SM / (16 blocks / SM) = 2 warps / block, or 64 threads/block

2. **(4 points)** Assume that **size_in_bytes** is 2080 and that your answer to **Problem 2.1** is used for the thread block size. How many warps experience control divergence when the kernel executes? Show

your work and write your answer here:

2080 = 2048 + 32, so none of the warps has threads that both execute and do not execute the if statement

3. (4 points) Assume that DRAM burst size is 128 bytes. Does changing the data type of arrays A, B, and C to uint32_t (32-bit unsigned integers) as shown below improve use of memory bandwidth with long arrays? Explain your answer.

Yes: with the shorter data type, a warp reads only 32 bytes, and hence 3/4 of each DRAM burst may be wasted. With the longer data type, a warp reads 128 bytes (a full burst).

Problem 2, continued:

4. **(6 points)** Consider the CUDA kernel shown above executing on an input image (d_Pin) with 408 rows and 500 columns (m = 408, n = 500). The launch uses enough 16×16 thread blocks to cover all pixels in the input image. How many warps experience control divergence? Show your work and write your

```
answer here: 204 [ Note: (408/2) * ceil (500/16) = 204 * 32 = 6528 warps is also acceptable due to the inner if. ]
```

Each warp consists of two rows of some 16×16 thread block.

In the vertical direction, 500 is even, so none of the warps has divergence.

In the horizontal direction, all warps in the last column of blocks (but not off the bottom of the image) have divergence. So 408 / 2 = 204 warps.

5. **(6 points)** Your friend rewrote the kernel as shown below to use 1D thread blocks and grids. She claims that her kernel improves memory coalescing and reduces control divergence. Do you agree? Explain your answer **USING NO MORE THAN 30 WORDS**.

Yes, now right border of image gives no branch divergence and no partial DRAM bursts.

Problem 3 (20 points): Supertiles to the Rescue

Recognizing that larger tile sizes improve dense matrix multiply performance, you try increasing thread block size to 64×64, but your kernel doesn't launch, as CUDA allows at most 1,024 threads per block. You decide to set block size to 32×32 but use a tile size of 64×64. Each thread in a block must thus load four elements of each tile and compute four elements of the output matrix.

1. (12 points) Fill in the blanks in the partial kernel shown below to read a tile from matrix **A** into the shared array **Mds** in a way that maximizes memory coalescing. Assume that values outside of **A** can be safely ignored.

```
#define TW 64
           // tile width
                        [ Note: many ways work, and at least two
#define BW 32
           // block width
                        ways give full credit. ]
global void matrixMultiplyShared(float *A, float *B, float *C,
                           int numARows, int numACols,
                           int numBRows, int numBCols,
                           int numCRows, int numCCols) {
_shared__ float Mds[TW][TW];
shared float Nds[TW][TW];
int bx = blockIdx.x, by = blockIdx.y, tx = threadIdx.x, ty = threadIdx.y;
int Row = by * TW + ty;
int Col = bx * TW + tx;
for (int p = 0; p < ceil(((float) numACols)/TW)); ++p){</pre>
    if((_Row ____ < numARows) &&
      (<u>p * TW + tx</u> < numACols)){
        Mds[ ty ][ tx ] =
           A[ Row * numACols + p * TW + tx
    if(( Row _____ < numARows) &&
       (<u>p * TW + BW + tx</u> < numACols)){
        Mds [ ty ] [ tx + BW ] =
           A[ Row * numACols + p * TW + BW + tx
       (<u>p * TW + tx</u> < numACols)){
        Mds[ ty + BW ][ tx ] =
           A[ (Row + BW) * numACols + p * TW + tx
    if((<u>Row + BW</u> < numARows) &&
      (<u>p * TW + BW + tx</u> < numACols)){
        Mds[ ty + BW ][ tx + BW ] =
           A[ (Row + BW) * numACols + p * TW + BW + tx
    }
    // read tile of N, compute, and so forth...
```

Problem 3, continued:

2.	(4 points) In the new could the output elements?	ode, how many threads use each element of the shared memory when computing			
	•	<u>32</u>	[answer depends on 3.1 strategy]		
3.	(4 points) After observing shorter execution times with the of 64×64 tile size, you modify the code to use even larger tiles, of size 256×256. Sadly, the kernel fails to launch. USING NO MORE THAN 15 WORDS, explain the problem.				
	not enough shared	memory to hole	d larger tiles		

Problem 4 (26 points): Convoluted Code

At your first internship, you are asked to complete a former co-worker's 3D convolution code, shown on the next page. The code convolves a 3D mask array, mask, with a 3D input array, input, to produce a 3D output array, output. In this application, the mask can be smaller than MASK_WIDTH. The parameter real_mask_width gives the mask width to be used in the convolution, which you may assume is always odd and is never greater than MASK_WIDTH. The input array has dimension Height × Rows × Cols, but the output is smaller, and contains only those elements for which the mask fits fully within the input array.

The code uses the approach in which all threads load an input tile to shared memory, and a subset of threads compute the output.

001	inpute the output.
1.	(6 points) Fill in the blanks in the code.
2.	(4 points) How big is an output tile?TILE_WIDTH × TILE_WIDTH × TILE_WIDTH
3.	(4 points) What should the BLOCK_WIDTH be?8 (a number)
4.	(4 points) Using the variable names from the code, specify the values of dimGrid.z and dimBlock.z needed for launching the kernel.
	<pre>dimGrid.z =ceil((Height - real_mask_width + 1) / (1.0 * TILE_WIDTH)) ;</pre>
	$\mathtt{dimBlock.z} = \underline{\hspace{1cm} \mathtt{BLOCK \ WIDTH}} \hspace{3cm} ;$
5.	(4 points) How many calls tosyncthreads() are needed in the code?1_
	Addsyncthreads () to the code on the next page at each necessary location.
6.	(4 points) Can the code work properly? Explain your answer USING NO MORE THAN 20 WORDS.
	No: kernel cannot write to constant memory.

Problem 4, continued:

```
#define MASK WIDTH 5
#define TILE WIDTH 4
#define BLOCK WIDTH xxx // Defined by you in Problem 4.3.
constant float mask[MASK WIDTH] [MASK WIDTH];
__global__ void conv(float *input, float *output,
                    int Height, int Rows, int Cols, int real mask width)
   shared float subTile[BLOCK WIDTH][BLOCK WIDTH];
 int tx = threadIdx.x, ty = threadIdx.y, tz = threadIdx.z;
 float Pvalue = 0.0f;
 if (real mask width < MASK WIDTH) {
   // Set out-of-bounds mask values to 0.
   if (tx >= real mask width && tx < MASK WIDTH && ty >= real mask width &&
       ty < MASK WIDTH && tz >= real mask width && tz < MASK WIDTH) {
     mask[ty][tx][tz] = 0.0f;
   }
           = blockIdx.x * __TILE WIDTH + tx; // input column index
 int col
 int row = blockIdx.y * TILE WIDTH + ty; // input row index
 int height = blockIdx.z * TILE WIDTH + tz; // input height index
 int Height_output = Height - real_mask_width + 1; // output height
 int Rows_output = Rows - real_mask_width + 1; // output number of rows
 int Cols output = Cols
                           - real mask width + 1; // output number of columns
 if (height < Height && col < Cols && row < Rows) { // load to shared memory
   subTile[tz][tx] [tx] = input[ (height * Rows + row) * Cols + col
   syncthreads ();
 if(tx <TILE WIDTH && ty < TILE WIDTH && tz < TILE WIDTH) { // calc. output
   for(int k = 0; k < real mask width; ++k) {
     for(int i = 0; i < real mask width; ++i) {</pre>
       for(int j = 0; j < real_mask_width; ++j) {</pre>
           Pvalue += mask[k][i][j] * subTile[tz+k][ty+i][tx+j];
     }
   // Copy output to global memory.
   if (height < Height output && row < Rows output && col < Cols output) {
     output[ (height * Rows output + row) * Cols output + col
                                                             ] = Pvalue;
   }
 }
}
// kernel launch--you must define the grid parameters in Problem 4.4
conv<<<dimGrid, dimBlock>>>(input, output, Height, Rows, Cols, real mask width);
```