Abstract

This report presents the design and implementation of a traffic light controller system using Verilog, a hardware description language (HDL). The primary objective is to develop an efficient and reliable traffic management system for controlling traffic signals at an intersection, optimizing traffic flow while ensuring safety. The system operates on a finite state machine (FSM) model, where different traffic light states (green, yellow, and red) are activated based on the timing and sensor inputs. The design is aimed at enhancing traffic signal coordination while considering factors such as pedestrian safety and vehicular congestion. Verilog is used to describe the hardware behavior, simulating and synthesizing the controller onto an FPGA platform. This approach demonstrates the potential of digital logic design in solving real-world traffic management challenges.

Introduction

In modern cities, traffic congestion and accidents at intersections are significant concerns that necessitate the implementation of efficient traffic light control systems. A well-designed traffic light controller is essential for maintaining traffic flow, reducing accidents, and enhancing road safety. The objective of this project is to design a traffic light controller using Verilog, a hardware description language, to simulate and implement a digital logic-based system capable of managing traffic signals for both vehicles and pedestrians at a busy intersection.

The controller is designed using a finite state machine (FSM) approach, where the system transitions through predefined states corresponding to the green, yellow, and red lights for each direction. Timing sequences for each light are based on real-world traffic patterns, and the controller ensures that vehicles and pedestrians are efficiently managed. Additionally, the system can adapt to various traffic conditions by incorporating sensor inputs that detect the presence of vehicles, enabling dynamic adjustment of the light duration.

Verilog, a powerful tool for designing digital circuits, allows for precise modeling, simulation, and verification of the traffic light controller before deployment. This report will describe the design, implementation, and testing of the system, outlining how Verilog code is structured to simulate the traffic light controller and its operation. The proposed design demonstrates the application of finite state machines and digital logic design principles in solving practical, real-world problems.

System and design

The traffic light controller system is designed to control the operation of traffic lights at an intersection. It utilizes a finite state machine (FSM) to manage the transition between different light states (Red, Green, Yellow) for two directions (e.g., North-South and East-West). The system is implemented using Verilog, a hardware description language, to describe the functionality of the controller.

Features:

FSM-Based Design: The traffic light system uses a finite state machine to ensure the lights change in a timed and orderly manner.

Multiple States: The system supports multiple states like Red, Green, Yellow for both directions of traffic.

Timer Control: Timers are used to control the duration for which each light stays in a given state.

Pedestrian Button: Optionally, a button for pedestrians can be integrated to switch to a "Walk" signal when pressed.

Inputs:

Clock Signal (clk): The clock signal that drives the FSM state transitions.

Reset (rst): A reset signal to initialize the system to a known state.

NS_Red, NS_Green, NS_Yellow: Output signals for North-South direction indicating the status of the traffic light.

EW_Red, EW_Green, EW_Yellow: Output signals for East-West direction indicating the status of the traffic light.

State Machine Design:

The controller is based on a finite state machine that transitions between states based on clock cycles. Below are the primary states of the FSM:

NS_Green_EW_Red: North-South traffic moves (green), East-West traffic is stopped (red).

NS_Yellow_EW_Red: North-South traffic is preparing to stop (yellow), East-West traffic remains stopped (red).

NS_Red_EW_Green: East-West traffic moves (green), North-South traffic is stopped (red).

NS_Red_EW_Yellow: East-West traffic is preparing to stop (yellow), North-South traffic remains stopped (red).

The transitions between these states are controlled by a timer that dictates how long each direction's light remains in a given state (green, yellow, or red).

Timing Control:

Green Light Duration: Controlled by a timer. The system keeps the green light on for a predefined period (e.g., 30 seconds for North-South and 30 seconds for East-West).


Yellow Light Duration: The yellow light is active for a short duration (e.g., 5 seconds).

Red Light Duration: Red lights are typically held for the remaining time until the next light transition, depending on the system's design.


Device:

VARSHAAS

TRAFFIC LIGHT CONTROLLER



SCHEMATIC DIAGRAM



VERILOG CODE

`timescale 1ns / 1ps

```
module project 1 top(
//Global signals
  input wire i clk 100M , //Clock -100Mhz
  input wire i rst p , //Reset -Active high
  //Input
  input wire i EW vd , //east west direction vehicle detection signal
  //Output
  output wire o NS red , //NS RED
  output wire o_NS_yellow , //NS yellow
  output wire o_NS_green , //NS green
  output wire o EW red , //NS RED
  output wire o EW yellow, //NS yellow
                        //NS green
  output wire o EW green
);
//State Declaration
localparam [2:0] NS GREEN = 3'b001,
         YELLOW =3'b010,
         EW GREEN =3'b100;
//Internal Regs/wires
reg[2:0]state ,next state
    r ns red, r next ns red
reg
```

VARSHAAS

```
r ns yellow, r next ns yellow;
reg
    r ns green, r next ns green;
reg
    r ew red, r next ew red
reg
    r ew yellow, r next ew yellow;
reg
    r ew green, r next ew green;
reg
reg[9:0]counter
     ns to ew
reg
//Update next state (clock)
always@(posedge i clk 100M) begin
  if(i rst p)begin
    r ns red \leq 1'b0;
    r ns yellow \leq 1'b0;
    r ns green \leq 1'b1;
    r ew red <= 1'b1;
    r ew yellow \leq 1'b0;
    r ew green \leq 1'b0;
            <=NS GREEN;
    state
   end else begin
    r_ns_red <= r_next_ns_red
    r ns yellow <= r next ns yellow ;
    r ns green \leq r next ns green ;
    r ew red <= r next ew red
```

```
r ew yellow <= r next ew yellow;
    r ew green \leq r next ew green ;
    state
            <= next state
  end
  //counter logic
  //RESET ||
  if(i rst p
    ||(counter >= 25 && i EW vd && state == NS GREEN) // State change
NS-EW
                                                     //change from Yellow
    ||(counter == 4 && state == YELLOW)
state
    ||(counter >=25|| !i EW vd && state == EW GREEN) ) //State change
EW-NS
    counter <=1'b0;
  else
    counter <= counter+1;</pre>
end
//State machine Logic (combo)
always@(*) begin
  //Store to memory
  r next ns red =r ns red ;
  r next ns yellow = r ns yellow;
  r next ns green =r ns green;
```

VARSHAAS

```
r_next_ew_red =r_ew_red ;
r_next_ew_yellow =r_ew_yellow;
r next ew green =r ew green;
next_state
            =state
case(state)
  NS GREEN:begin
    if(counter >= 25 && i EW vd) begin
      next state=YELLOW;
      ns to ew =1'b0;
    end else begin
      r_next_ns_red =1'b0;
      r next ns yellow = 1'b0;
      r next ns green =1'b1;
      r next ew red =1'b1;
      r next ew yellow =1'b0;
      r next ew green =1'b0;
      next state =EW GREEN;
    end
  end
```

YELLOW:begin if(counter==4) begin if(ns to ew) next state =EW GREEN; else next state =NS GREEN; end else begin $r_next_ns_red =1'b0;$ r next ns yellow =1'b1; r next ns green =1'b0; r_next_ew_red =1'b0; r_next_ew_yellow =1'b1; r next ew green =1'b0; next state =YELLOW; end end EW GREEN:begin

if(counter >= 25 || !i EW vd) begin

```
next state=YELLOW;
    ns to ew =1'b0;
  end else begin
    r next ns red =1'b1;
    r next ns yellow =1'b0;
    r next ns green =1'b0;
     r next ew red =1'b0;
    r_next_ew_yellow =1'b0;
    r next ew green =1'b1;
    next state =NS GREEN;
   end
end
default:begin
  r next ns red =1'b0;
  r next ns yellow =1'b0;
  r next ns green =1'b1;
  r_next_ew_red =1'b1;
  r next ew yellow =1'b0;
  r next ew green =1'b0;
  next state =NS GREEN;
```

end

endcase

end

```
//Output assignment

assign o_NS_red =r_ns_red;

assign o_NS_yellow =r_ns_yellow;

assign o_NS_green =r_ns_green;

assign o_EW_red =r_ew_red;

assign o_EW_yellow =r_ew_yellow;

assign o_EW_green =r_ew_green;
```

endmodule

TEST BENCH

To validate the functionality of the traffic light controller, a testbench is created to simulate the inputs and verify the output light states. This involves applying a clock signal, a reset to ensure proper transitions occur.


TEST BENCH CODE

```
`timescale 1ns / 1ps
module project_tb;
//Internal REgisters
```

```
reg clock;
reg reset;
reg ew_vehicle_detected;
wire NS RED ;
wire NS YELLOW;
wire NS GREEN;
wire EW_RED ;
wire EW_YELLOW;
wire EW_GREEN;
//gen Clk
always #5 clock =~clock;
//Logic block
initial begin
  clock=0;
  reset=1;
  ew vehicle detected=0;
  #20 reset=0;
  #1000 ew vehicle detected=1;
  #500 ew vehicle detected=0;
  #500 ew vehicle detected=1;
  #1000 ew vehicle detected=0;
```

```
#5000 $stop;
end
//Instantiations
project 1 top DUT(
 .i_clk_100M (clock),
  .i_rst_p (reset),
 .i EW vd (ew vehicle detected),
 .o NS red (NS RED),
 .o NS yellow (NS YELLOW),
 .o NS green (NS GREEN),
 .o EW red
            (EW_RED),
 .o_EW_yellow (EW_YELLOW),
 .o_EW_green (EW_GREEN)
);
endmodule
```

OUTPUT WAVEWFORMS



CONCLUSION

This Verilog-based traffic light controller design implements an FSM to handle the state transitions of traffic lights for two directions, with timing controls for each light. It is scalable for more complex intersections and can be further enhanced by adding features like pedestrian signals or additional sensors. The FSM approach ensures a clear and manageable design for simulation and hardware implementation