ELEMENTS OF COMPUTING



PRESENTED BY:

1.Shreya Arun-CB.SC.U4AIE23253

2. Varshitha Thilak Kumar-CB.SC.U4AIE23258

3.Siri Sanjana Singareddy-CB.SC.U4AIE23249

CEN, Amrita School of Artificial Intelligence, Amrita Vishwa Vidyapeetham, Amritanagar P.O, Coimbatore-641112

OVERVIEW

PART-A:HACK CPU

- Introduction
- Design
- Implementation

PART-B:DESIGN AND IMPLEMENT SYNCHRONOUS DOWNCOUNTER FROM 0 TO 9

- Introduction
- Truth Table
- K-map
- Design
- Implementation
- Conclusion

INTRODUCTION


• The Hack platform is a **16-bit von Neumann machine**, designed to execute programs written in the Hack machine language.

To implement the Hack CPU,

- ALU chip capable of computing arithmetic/logical functions
- Set of registers
- Program counter, some additional gates designed to help decode, execute, and fetch instructions


ALU

• We need a 16-bit Adder chip and a couple of logic gates including 16-bit Multiplexor, 16-bit NOT, 16-bit AND, 8-way OR, OR, and NOT



REGISTERS

- 1. Data Register (D): This register is used for storing data values.
- 2. Address Register (A): The A register serves three different purposes, depending on the context in which it is used: storing a data value, pointing at an address in the instruction memory, or pointing at an address in the data memory.
- 3. Program Counter (PC): This register holds the address of the next instruction to be executed.



MEMORY

• The architecture which include a 16-bit address space .It uses separate memory space for data (RAM) and instructions (ROM)


PC COUNTER

• Program Counter holds the memory address of the next instruction that would be executed.

ALU

HDL CODE

```
CHIP ALU {
    TN
        x[16], y[16], // 16-bit inputs
        zx, // zero the x input?
        nx, // negate the x input?
       zy, // zero the y input?
        ny, // negate the y input?
        f, // compute out = x + y (if 1) or x & y (if 0)
        no; // negate the out output?
    OUT
        out[16], // 16-bit output
       zr, // 1 if (out == 0), 0 otherwise
        ng; // 1 if (out < 0), 0 otherwise
PARTS:
Mux16(a=x,b=false,sel=zx,out=xz);
Mux16(a=y,b=false,sel=zy,out=yz);
Not16(in=xz,out=negx);
Not16(in=yz,out=negy);
Mux16(a=xz,b=negx,sel=nx,out=xn);
Mux16(a=yz,b=negy,sel=ny,out=yn);
Add16(a=xn,b=yn,out=addxy);
And16(a=xn,b=yn,out=andxy);
Mux16(a=andxy,b=addxy,sel=f,out=fxy);
Not16(in=fxy,out=notfxy);
Mux16(a=fxy,b=notfxy,sel=no,out=out,out[15]=ng,out[0..7]=lsb,out[8..15]=msb);
Or8Way(in=lsb,out=or1);
Or8Way(in=msb,out=or2);
Or(a=or1,b=or2,out=or3);
Not(in=or3,out=zr);
```




BIT

IMPLEMENTATION

HDL CODE

```
CHIP Bit {
    IN in, load;
    OUT out;


PARTS:
    // Put your code here:
Mux(a=gayout,b=in,sel=load,out=a);
DFF(in=a,out=out,out=gayout);
}
```



RESGISTERS

HDL CODE

```
CHIP Register {
    IN in[16], load;
   OUT out[16];
    PARTS:
   // Put your code here:
Bit(in=in[0],load=load,out=out[0]);
Bit(in=in[1],load=load,out=out[1]);
Bit(in=in[2],load=load,out=out[2]);
Bit(in=in[3],load=load,out=out[3]);
Bit(in=in[4],load=load,out=out[4]);
Bit(in=in[5],load=load,out=out[5]);
Bit(in=in[6],load=load,out=out[6]);
Bit(in=in[7],load=load,out=out[7]);
Bit(in=in[8],load=load,out=out[8]);
Bit(in=in[9],load=load,out=out[9]);
Bit(in=in[10],load=load,out=out[10]);
Bit(in=in[11],load=load,out=out[11]);
Bit(in=in[12],load=load,out=out[12]);
Bit(in=in[13],load=load,out=out[13]);
Bit(in=in[14],load=load,out=out[14]);
Bit(in=in[15],load=load,out=out[15]);
```




End of script - Comparison ended successfully

PC(PROGRAM COUNTER)

HDL CODE

```
CHIP PC {
    IN in[16],load,inc,reset;
    OUT out[16];
    PARTS:
   // Put your code here:
Inc16(in=FBout,out=incout);
Mux16(a=false,b=incout,sel=inc,out=w0);
Mux16(a=w0,b=in,sel=load,out=w1);
Mux16(a=w1,b=false,sel=reset,out=cout);
Or3input(a=inc,b=load,c=reset,out=regload);
Register(in=cout,load=regload,out=out,out=FBout);
```




INBUILT CHIPS FOR SCREEN AND KEY:

```
CHIP Keyboard {
OUT out[16]; // The ASCII code of the pressed key,
// or 0 if no key is currently pressed,
// or one the special codes listed in Figure 5.5.
BUILTIN Keyboard;
CHIP Screen {
IN in[16], // what to write
load, // write-enable bit
address[13]; // where to read/write
OUT out[16]; // Screen value at the given address
BUILTIN Screen;
CLOCKED in, load;
```


MEMORY

HDL CODE

```
CHIP Memory {
    IN in[16], load, address[15];
   OUT out[16];
    PARTS:
       // Put your code here:
DMux4Way(in=load, sel=address[13..14], a=loadram1, b=loadram2, c=loadscreen, d=loadkbd);
Or(a=loadram1, b=loadram2, out=loadram);
RAM16K(in=in, load=loadram, address=address[0..13], out=ramout);
Screen(in=in, load=loadscreen, address=address[0..12], out=scrout);
Keyboard(out=kbout);
Mux4Way16(a=ramout, b=ramout, c=scrout, d=kbout, sel=address[13..14], out=out);
```



End of script - Comparison ended successfully



CPU abstraction



A chip that implements the Hack IS:

A instruction

Symbolic: @xxx

(xxx is a decimal value ranging from 0 to 32767,

or a symbol bound to such a decimal value)

Binary: 0 vvvvvvvvvvvvvv

 $(vv \dots v = 15$ -bit value of xxx)

C instruction

comp

Symbolic: dest = comp; jump

(comp is mandatory.


If dest is empty, the = is omitted; If jump is empty, the; is omitted)

Binary: 111acccccdddjjj

c c c c c c c

	_						
0		1	0	1	0	1	0
1		1	1	1	1	1	1
-1		1	1	1	0	1	0
D		0	0	1	1	0	0
Α	M	1	1	0	0	0	0
!D		0	0	1	1	0	1
!A	!M	1	1	0	0	0	1
-D		0	0	1	1	1	1
-A	-M	1	1	0	0	1	1
D+1		0	1	1	1	1	1
A+1	M+1	1	1	0	1	1	1
D-1		0	0	1	1	1	0
A-1	M-1	1	1	0	0	1	0
D+A	D+M	0	0	0	0	1	0
D-A	D-M	0	1	0	0	1	1
A-D	M-D	0	0	0	1	1	1
D&A	D&M	0	0	0	0	0	0
DA	DM	0	1	0	1	0	1

	dest	d	d	d	Effect: store comp in			
	null	0	0	0	the value is not stored			
I	М	0	0	1	RAM[A]			
I	D	0	1	0	D register (reg)			
I	DM	0	1	1	RAM[A] and D reg			
I	Α	1	0	0	A reg			
I	AM	1	0	1	A reg and RAM[A]			
I	AD	1	1	0	A reg and D reg			
l	ADM	1	1	1	A reg, D reg, and RAM[A]			
	jump	j	j	j	Effect:			
	null	0	0	0	no jump			
I	JGT	0	0	1	if comp > 0 jump			
I	JEQ	0	1	0	if $comp = 0$ jump			
I	JGE	0	1	1	if $comp \ge 0$ jump			
I	JLT	1	0	0	if comp < 0 jump			
I	JNE	1	0	1	if $comp \neq 0$ jump			
I	JLE	1	1	0	if $comp \le 0$ jump			
I	JMP	1	1	1	unconditional jump			



a == 0 a == 1

HDL CODE

```
CHIP CPU {
                        // M value input (M = contents of RAM[A])
    IN inM[16],
        instruction[16], // Instruction for execution
        reset;
                        // Signals whether to re-start the current
                         // program (reset==1) or continue executing
                        // the current program (reset==0).
    OUT outM[16],
                        // M value output
                        // Write to M?
        writeM.
        addressM[15],
                        // Address in data memory (of M)
                        // address of next instruction
        pc[15];
    PARTS:
     Not(in=instruction[15], out=Ainstruction);
    Not(in=Ainstruction, out=Cinstruction);
    And(a=Cinstruction, b=instruction[5], out=ALUtoA);
    Mux16(a=instruction, b=ALUout, sel=ALUtoA, out=Aregin);
    Or(a=Ainstruction, b=ALUtoA, out=loadA);
    ARegister(in=Aregin, load=loadA, out=Aout);
    Mux16(a=Aout, b=inM, sel=instruction[12], out=AMout);
    And(a=Cinstruction, b=instruction[4], out=loadD);
    DRegister(in=ALUout, load=loadD, out=Dout);
    ALU(x=Dout, y=AMout, zx=instruction[11], nx=instruction[10], zy=instruction[9], ny=instruction[8], f=instruction[7], no=instruction[6], out=ALUout, zr=ZRout, ng=NGout);
    Or16(a=false, b=Aout, out[0..14]=addressM);
    Or16(a=false, b=ALUout, out=outM);
    And(a=Cinstruction, b=instruction[3], out=writeM);
    And(a=ZRout, b=instruction[1], out=jeq);
    And(a=NGout, b=instruction[2], out=jlt);
    Or(a=ZRout, b=NGout, out=zeroOrNeg);
    Not(in=zeroOrNeg, out=positive);
    And(a=positive, b=instruction[0], out=jgt);
    Or(a=jeq, b=jlt, out=jle);
    Or(a=jle, b=jgt, out=jumpToA);
    And(a=Cinstruction, b=jumpToA, out=PCload);
    Not(in=PCload, out=PCinc);
    PC(in=Aout, inc=PCinc, load=PCload, reset=reset, out[0..14]=pc);
```

CHIP CPU {

```
IN inM[16], // M value input (M = contents of RAM[A])
instruction[16], // Instruction for execution
           // Signals whether to re-start the current
reset;
            // program (reset==1) or continue executing
            // the current program (reset==0).
OUT outM[16], // M value output
writeM, // Write to M?
addressM[15], // Address in data memory (of M)
 pc[15]; // address of next instruction
```

PARTS:

```
//to check if the instruction in A-instruction
```

```
Not(in=instruction[15], out=Ainstruction);//A-instruction
```

Not(in=Ainstruction, out=Cinstruction); //C-instruction(opposite)

//to check if the instruction is C-instruction

```
And(a=Cinstruction, b=instruction[5], out=ALUtoA);// C-instruction
```

Mux16(a=instruction, b=ALUout, sel=ALUtoA, out=Aregin); // strores the value in A register

//if A-instruction or ALU output to the A register,loadA

```
Or(a=Ainstruction, b=ALUtoA, out=loadA);
```

ARegister(in=Aregin, load=loadA, out=Aout); //generates value into A register

//selects A or M depending on the 12-bit instruction value

Mux16(a=Aout, b=inM, sel=instruction[12], out=AMout);

And(a=Cinstruction, b=instruction[4], out=loadD);// if ALU output is loaded to the D-register

DRegister(in=ALUout, load=loadD, out=Dout); // loads the value of D-register from ALU

//calculates the computations

ALU(x=Dout, y=AMout, zx=instruction[11], nx=instruction[10], zy=instruction[9], ny=instruction[8], f=instruction[7], no=instruction[6], out=ALUout, zr=ZRout, ng=NGout);


//decides if cpu can write on data

Or16(a=false, b=Aout, out[0..14]=addressM);//address to write

Or16(a=false, b=ALUout, out=outM);//content in the data memory


And(a=Cinstruction, b=instruction[3], out=writeM);//write the data memory

```
//determines the jump conditions
And(a=ZRout, b=instruction[1], out=jeq); //zero?jump if zero
  And(a=NGout, b=instruction[2], out=jlt); //negative ?jump if negative
  Or(a=ZRout, b=NGout, out=zeroOrNeg);//negative or zero?
  Not(in=zeroOrNeg, out=positive); // positive(not zero nor negative)
  And(a=positive, b=instruction[0], out=jgt);
  Or(a=jeq, b=jlt, out=jle);
  Or(a=jle, b=jgt, out=jumpToA);
  And(a=Cinstruction, b=jumpToA, out=PCload); //load pc if c-instruction and conditions
  met
  Not(in=PCload, out=PCinc); //increment only if the pc is not loaded
  PC(in=Aout, inc=PCinc, load=PCload, reset=reset, out[0..14]=pc);
```




End of script - Comparison ended successfully

HACK COMPUTER



NAND2TETRIS

HDL CODE




PART B:

Synchronous down counter from 9 onwards to 0

INTRODUCTION

- A synchronous counter is a type of digital counter circuit in which all flip-flops or stages change state simultaneously in response to a clock signal.
- The most common types of synchronous counters are binary counters, where each flip-flop represents a binary digit in the counting sequence.
- A down counter is a type of digital counter circuit that counts down from a predetermined value to zero
- Down counters are commonly implemented using flip-flops and combinational logic circuits.

State diagram



TRUTH TABLE

Q4	Q3	Q2	Q1	Q4*	Q3*	Q2*	Q1*	T4	Т3	T2	Tl
0	0	0	0	1	0	0	1	1	0	0	1
0	0	0	1	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	1	0	0	1	1
0	0	1	1	0	0	1	0	0	0	0	1
0	1	0	0	0	1	1	1	0	1	1	1
0	1	0	1	0	1	0	0	0	0	0	1
0	1	1	0	0	1	0	1	0	0	1	1
0	1	1	1	0	1	1	0	0	0	0	1
1	0	0	0	1	0	1	1	1	1	1	1
1	0	0	1	0	0	0	0	0	0	0	1

K-MAP

For T4:

Q3Q4 Q1Q2	00	01	11	10
00	1			
01				
11	x	x	x	x
10	1		x	x

= Q1'Q2'Q3'

For T3:

Q3Q4 Q1Q2	00	01	11	10
00				
01	1			
11	x	x	x	x
10	1		x	x

=Q3Q2'Q1'+Q4Q2'Q1'

For T2:

Q3Q4 Q1Q2	00	01	11	10
00				1
01	1			1
11	x	x	x	x
10	1		x	x


=Q2Q1'+Q3Q2'Q1'+Q4Q2'Q1'

For T1:

Q3Q4 Q1Q2	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	X	X	X	X
10	1	X	X	X

=1

BLOCK DIAGRAM



IMPLEMENTATION

And 3 input

```
CHIP And3in{
IN a,b,c;
OUT out;
PARTS:
And(a=a,b=b,out=o1);
And(a=o1,b=c,out=out);
}
```

T Flip Flop


```
CHIP TFF {
   IN T;
   OUT out;
   PARTS:
   Xor(a = T, b = dffout, out = xout);
   DFF(in = xout, out = dffout, out=out);
}
```

Or 3 input

```
CHIP Or3in{
IN a,b,c;
OUT out;
PARTS:
//Put your code here:
Or(a=a,b=b,out=o1);
Or(a=o1,b=c,out=out);
}
```

HDL CODE

```
CHIP Mod1@counter1
   OUT q[4];
   PARTS:
       TFF(T = TA, out = q[3], out = qa);
        And 3in(a = nqd, b = nqc, c = nqb, out = TA);
       TFF(T = TB, out = q[2], out = qb);
       And3in(a=qb,b=nqc,c=nqd,out=a1);
And3in(a=qa,b=nqc,c=nqd,out=a2);
Or(a=a1,b=a2,out=TB);
       TFF(T = TC, out = q[1], out = qc);
       And(a=qc,b=nqd,out=a3);
Or(a=TB,b=a3,out=TC);
        TFF(T = true, out = q[0], out = qd);
        Not(in = qa, out = nqa);
        Not(in = qb, out = nqb);
        Not(in = qc, out = nqc);
        Not(in = qd, out = nqd);
```



CONCLUSION

• In summary, our investigation has led to the development and examination of a 4-bit synchronous down counter engineered to count in a decrementing sequence from 9 to 0. Employing four flip-flops to represent individual digits, the synchronous design guarantees simultaneous state changes across all flipflops with each clock pulse. The counter initiates at 1001(9) and successively transitions through binary states, concluding at 0000(0)