```
GATE LEVEL NODELLING
module gates (A, B, x, Y, P, n, w, q, Y);
input A, B;
output x, y, P, n, w, q, r;
 and (x, A, B);
  or (Y,A,B);
  XOT (P, A, B);
  not (n, A, B);
  hand (w, A, B);
  nor (q, A, B);
  Rnor ( D, A, B);
  endmadule
DATA FLOW MODELLING
module gates (A, B, x, Y, P, n, w, q, Y);
 input A,B;
 output x, y, P, n, w, 9,17;
  assign x= A&B,
  assign Y= A 1B;
  assign P= A^B;
  assign n= A~B;
  assign w=A=&B;
   assign q2 A2 1 B;
    assign r- A-1B;
   end module
```

VERLOG TEST FIXTURE initial begin 1 initialize Input 0=0, 6=0; # 100; 0=0; 61; at 100; a= 1; b= 0; # 100; a=1; bal; 月 200; end SIMULATION OF LOGIC GATES.

```
Full Adder
 module shica, b, c, s, y);
 input a,b,c;
 output SY;
  wire m,n,p;
  x01 (5, a,b, c);
  and cm, a, b);
 and cn, a,b);
 and ( P, a, b);
  or (Y,m,n,p);
  end module
Data flow modeling:
 module adder ca, b, c, d, e)
 input a, b, c;
 output sol, e;
 wire x, y,2;
 assign x = a 86;
 assign 4/60c;
 assign Z = c2a;
  assign e = b/c;
  endmodule
```

```
full Subractor:
module sub Ca, b, e, diff, box);
input a,b,c;
output diff, box;
wire w, w2, w3, w4, w5;
xor ( w, a,b);
not cw2, as;
xor coliff, wi, c);
and (w3, w2, b);
and (wy, b, c);
 and (ws, w2, c);
 or cbox, w3, w4, wst;
 endmodule;
module Sub Cinput, A, B, Bin. outdiff, Bout);
Data flow
difference = A yor B xor Bin
Borrow out (Bout) = (NOTA AND B) OF CB AND BIN) ON (NOTA ANDBIN)
asign Bout = co AZB) KBR Bin) 1 (~A 2 Bin);
end module
```

```
8:1 Mux
module mux (a, b, c, e, do, d1, d2, d3, d4, d5, d6, d7, 0);
hput a,b, c, e, do, d, , d2, d3, d4, d5, d6, d7;
output 0;
wire x1, x2, x3, x4, x5, x6, x7, x8, x, 4, 2;
and ( x), e, x, y, z, do);
and ( 121 e, x, Y, c'd1);
and (x3, e, x, b, z, d2);
and (M, e, X, b, c, ds);
and (x6, e, a, Y, c, ds);
and (XT, e, a, b, z, db);
and exe, e, a, b, c, d-1);
nof (x, a);
 not LY, b);
 or (0, x1, x2, x3, x4, x5, x6, X7, x8);
 end module
Data flow
 module ms, (out, Input Do, Di, Do, B, D4, D5, D6, D7, S0, S1, S>)
 assign Si bar
 assign so bat
assign out = ( Do 2 S2 bar 2 S, bar 2 So ber) ( De 2 S, bar 2 S, b
                250) | (D2 252 bar 25, 280 bar) + (D3 252 bor 2
              S1 25) + (D4 2 52 25, bar 250) + (D6 95, 25,) 2
              (Sobar) + (D7 2 5, 25, 250);
  end module
```

Demux module demax cd, [0:1] S, Co:7]y); input d, so, s, , s2; output 40, 41, 42, 43, 44, 45, 46, 47; not (Son, So) (9n, Si) (Sin, Si); and (40, d, Son, Sin, Son), (41, 9 1 50, 51, 521); (92, d, son, S, S2D), (43, d, so, S1S2D); (44, d, son, sin, 82), (45, d, So, s, n, s2); (yb, d, son, S1, S2), (Y7,d, S0, S, S2); end module Data flow module demux (d, 50, 5, 52, 40, 41, 42, 43, 44, 95, 46, 92) Input d1, so, S1, S2; output yo, y, 42, 43, 44, 45, 40, 41, assign son: ~so; 9519n SIN= ~51; assign sen = ~ si/ assign go = \$2 Son 2 Sin 2 Sen; assign 41 / d2 So a sin a szn; assign 42: de son e si e sin; assign 43 = of 2 so 2 s, 2 s2n; assign yy, d 2 so 2 sin 2 st; end module

Encoder module encoder (D, Y, Yo); input [3:0] D; or (91, D[2], D[3]); or cyo, DEIJ, DC3J); end module.

Dala flow module encoder (D. 41. Yo) Input [3:0],D; output 9, 40; assign xi= DC2] DC3]; assign 40= DEJ | DE3] end module

Dewder module decoder = 2 to 2 C Input 1: 0] A; output 40, 4, 42, 43; colre not so, not si; not a not A1, A [O]). not (not A. A CIJ). and (Go, not A, hot to); and (9), not A, not ACO); and (42, ACI), not Ad; and (43, ACI), A COD; endmadule Data flow module decoder (A, Yo, Y1, 12, Y3) Input II:0] ti output 40, 4, 92, 43) assign go: NACIJ 2 NACGJ, assign yir DACJe ACOJ; assign 32 - ACIJ e 0 MCJ. assign 45. ACIJ & ACOJ) endmadule

Data flow module adder c a, b, cin, carry, sum); assign sum = a1b1cin, assign carry= a2b| bean 1 cin2a. Input a,b, cin: output carry, sum: end module; module rea ca, b, cout, c) input a,b; output suro, court; whe co, c1, c2, c3, c4, c5, c6, 6; adder fro (aroj, bro], cin, co, sum [o]); addes fallacio, bed, co, a. simero); adder ta2 (a[2], b[2), c, c2, eno[2]); adder fa3 (als), bes], o. gs. simes); adder fay (aly), bly, cz, cy sum [4]); adder fas (ass), bes), ey, es sumss); adder fab (all), bebj, es, ce sum []; adder fat (ast), bet), co con sumstille end module

Text Tixture mital begain; a = 0; 6=0; cin=0; #100 0=0 6=1 cin = 0. # (00)

frogram module multiplier ca, b, c) input (3:0) a, b; autput [7:0] c; wire [7:0] P1, P2, P3, P4. assign P= 9460, b[0]ea[3], b[0]ea[3], b[0]ea[3], b[0]ea[3], b[0]ea[3] assign B= [3/bo, brije ac3], brije arij, b assign P3= {2'bo, b[2] 2a[3], b[2] 2a[2], b[2] 2a[], b[2] assign Py= { br3] ear3], br3] ear2], br3] ear2], br3] ear3], ear3], br3] ear3], e assign c = Pi+B2+B+P4; endmoduk