

#### Test bench Architecture:

Testbench instantiates the DUT, generates the clock, manages stimulus, reference modeling, and checks correctness.

## Sequences

Call auto\_test\_vec with different test scenarios, including valid, error, corner and random cases. Example:

```
auto_test_vec("ADD", 0, 1, 2'b11, 1, `ADD, 8'd10, 8'd20, 0);
auto_test_vec("INC_A", 0, 1, 2'b01, 1, `INC_A, 8'd8, 0, 0);
```

## auto test vec Task:

Accepts test vector parameters and computes the required delay using get\_delay\_cycles. Calls test\_vec.

Reference Model (ref\_model task):
 Mirrors the ALU logic at a high level.

- test\_vec Task:(Driver,Monitor,Checker)
  - Drives stimulus to DUT.(Driver)
  - Waits for output to stabilise.(Monitor)
  - Handles CE/rst hold logic (latching expected values if CE=0/rst=1).
  - Calls the reference model to get expected values.(Monitor)
  - Compares DUT outputs to reference model and prints [PASS] or [FAIL].(Checker)
- Statistics and Logging (Scoreboard)

pass, fail, testnum keep track of test status. At the end, prints total passed/failed test count.

• Coverage Report:

# **Questa Coverage Report**

Number of tests run:	1
Passed:	1
Warning:	0
Error:	0
Fatal:	0

List of tests included in report...

List of global attributes included in report...

List of Design Units included in report...

Coverage Summary by Structure:			Coverage Summary by Type:									
Design Scope ◀	Hits % ◀	Coverage % ◀	Total Coverage:						82.97%			
alu <u>top</u> tb	84.75%	82.97%	Coverage Type ◀	Bins •	Hits ◀	Misses 4	Weight 4	% Hit <b>◄</b>	Coverage <			
is_two_op	90.90%	97.05%	Statements	358	353	5	1	98.60%	98.60%			
get delay cycles	100.00%	100.00%	Branches	121	115	6	1	95.04%	95.04%			
auto_test_vec	100.00%	100.00%	FEC Expressions	104	95	9	1	91.34%	91.34%			
ref_model	81.65%	75.32%	FEC Conditions	48	25	23	1	52.08%	52.08%			
test_vec	80.00%	58.24%	Toggles	766	596	170	1	77.80%	77.80%			
dut	100.00%	100.00%										

Report generated by <u>Questa</u> (ver. 10.7c) on Tuesday 27 May 2025 22:46:56 with command line: vcover report -html alu.ucdb -htmldir covReport -details

- test\_vec misses all tests cases passed,so fail display branch is not hit
- ref\_model misses error cases satisfied in dut,but because of coding style some misses in ref model

# Scope: /alu\_top\_tb/dut

Instance Path:
/alu\_top\_tb/dut
Design Unit Name:
work\_alu\_top
Language:
Verilog
Source File:
test\_bench.v

## Coverage Summary By Instance:

Scope ◀	TOTAL ◀	Statement 4	Branch 4	FEC Expression ◀	FEC Condition ◀	Toggle 4
TOTAL	100.00	100.00	100.00	100.00	100.00	100.00
dut	100.00	100.00	100.00	100.00	100.00	100.00
is opA only	100.00	100.00	100.00	100.00	100.00	
is opB only	100.00	100.00	100.00	100.00	100.00	-
is two op	100.00	100.00	100.00	100.00	100.00	
aluA	100.00	100.00	100.00	100.00		100.00
<u>aluB</u>	100.00	100.00	100.00	100.00		100.00
alu2	100.00	100.00	100.00	100.00	100.00	100.00

## **Local Instance Coverage Details:**

## Recursive Hierarchical Coverage Details:

Total Coverage:					100.00%	100.00%	Total Coverage:					100.00%	100.00%
Coverage Type ◀	Bins •	Hits ◀	Misses ◀	Weight ◀	% Hit ◀	Coverage 4	Coverage Type ◀	Bins ◀	Hits ◀	Misses ◀	Weight ◀	% Hit ◀	Coverage 4
<u>Statements</u>	90	90	0	1	100.00%	100.00%	Statements	168	168	0	1	100.00%	100.00%
<u>Branches</u>	21	21	0	1	100.00%	100.00%	Branches	68	68	0	1	100.00%	100.00%
FEC Expressions	45	45	0	1	100.00%	100.00%	FEC Expressions	60	60	0	1	100.00%	100.00%
FEC Conditions	5	5	0	1	100.00%	100.00%	FEC Conditions	9	9	0	1	100.00%	100.00%
<u>Toggles</u>	284	284	0	1	100.00%	100.00%	Toggles	476	476	0	1	100.00%	100.00%

DUT Coverage