EE301 ANALOG CIRCUITS COURSE PROJECT


Course Instructor: Dr. Mahendra Sakare

Submitted by: Varun Kashyap (2022EEB1224)


Objective: Design of cascode amplifier and cascode current mirror in schematic and layout using LTspiceand Magic in 180 nm (supply 1.8 V) technology and only schematic of cascode amplifier, beta multiplier and cascode current mirror in 22 nm (supply 0.8 V) technology node to see the effect of lowering the technology node.

LTSpice Schematic:


For 180 nm:




1. Beta Multiplier:



Vbiasp obtained = 1.1968V




2. Cascode Current Mirror:




Vbias1, Vbias2, Vbias3, Vbias4 obtained are:


Vbias1 = 1.166V Vbias2 = 1.063V Vbias3 = 0.63V Vbias4 = 0.653V




3. Cascode Amplifier:



Output obtained:



Bode plot obtained: Gain = 26.02 Db



Theoretical Calculations:

For M₃ 9
$$V_{DS} = 0.2V = V_{D} - V_{S}^{-0.2V} = V_{0V}$$

 $V_{D} = 0.4V$
 $V_{q5} = V_{0V} + V_{th}$
 $V_{q5} = 0.4 + 0.5 = 0.9V$
 $V_{bias3} < V_{q} = 0.9V$

For m3, M4; calculating (w) mas. Im = HinCor (w/L), (Vas-Vth) $\left(\frac{\omega}{L}\right)_{n} = \frac{2.5 \times 10^{-4}}{2 \times 175.4 \times 0.2 \times 10^{-6}} = 3.563$


0.2V = $V_B - V_S^{70.2V} = V_0V$ $V_b = 0.4V$ $V_{ov} + V_{th}$ 0.2 = 0.4 + 0.5 = 0.9 V $V_{bias3} < V_4 = 0.9V$ Aculating (W_L) are .9 W_L), ($V_{4S} - V_{th}$) $S \times 10^{-4}$ 175.4 × 0.2 × 10-6

which W_L same for all Mosfet is $= V_{10} - V_{10} = V_{10}$ & now, Ip, which is some for all MOSFET is given by , ID = pncox (w) (Vas-Vth)2 (1+ 2 VDS) = 25.448 HA


Now, For M, & M2;

$$\left(\frac{\omega}{L}\right)_{p} = \frac{I_{0}}{\frac{1}{2}} \left(\frac{1}{2} \times \frac{1}{2} \times \frac{1}{2$$


For 22nm:




1. Beta Multiplier:



Vbiasp obtained = 248.5 mV



2. Cascode Current Mirror:




Vbias1, Vbias2, Vbias3, Vbias4 obtained are:

Vbias1 = 244.4mV


Vbias2 = 137.2mV

Vbias3 = 593.8mV


Vbias4 = 584.4mV



3. Cascode Amplifier:



Output obtained:



Bode Plot: Gain = 26.01 Db



Theoretical Calculations:

For 22nm e-kacky

Target Specification:

$$Av = 20 V/V$$

$$V_{00} = 0.8V$$

$$V_{00} = 0.8V$$

$$V_{10} = 0.503 V$$

$$V_{10} = 0.503 V$$

$$V_{10} = 0.503 V$$

$$V_{10} = 0.09$$

$$V_{10} = 0.0$$

.. cascade connection is in saturation region. Hence same current flows through all PMOS :. ID = 1/2 HPCOX (W) (VOV) 2 (1+2VOS) 25.45 x 1006 = \frac{1}{2} (50x 1006) (\frac{w}{L}) (0.2)^2 (1 +0.09x0.2) $\left(\frac{\omega}{L}\right)_0 = 25$ VDD = 0.8V Now, For MI Vos = 0.2 = VD - VS = 00 Vbias2 d m3
Vbias3 d m2 lpF
Vin l m1 = Vgs = Vov + Vth = 0.2 + 0.3 Va = 0.50 For M2 9 VD = 0.4V & · VDS = 0.2V (: Vs = 0.2V)

Vos > Vov or Vas = Vov + Vth · Vbias3 = 0.2 + 0.3 + 0.2 = 0.7 V

For M3 9 . VSD = 0.2 V = Vs - VD. : Vs = 0.2 + 0.4 = 0.6 V VSD = VSQ - | Vthpl = Vov · Vs - Vg - [Vthpl= Vax Vg = Vg - 14+ Pl - Vov = 0.6 -0.360-2 = 0.00 -0.36-0.2 Vbias2 > 004V = 0.04V

For M4, $V_{SD} = 0.2V$ $V_{S} = 0.2 + 0.6 = 0.8V$ $V_{S} - V_{Q} = |V_{thP}| = V_{oV}$ $V_{Cl} = V_{S} - |V_{thP}| - V_{oV} = 0.8 - 0.36 - 0.2$ $V_{G} = 0.34V$ $V_{biasl} \ge 0.34V$


Power disipation = V_{DD} x I_D
= 0.8 x 25.45 μ
= 20.36 μω
= 0.02036 mw < 5 mw


Comparision :-

	Theo.	Praetical.
Vbiasp	-	248.5mV
Visiasi	>0.24V	0.2444 V
	>, 0.047	0.137 V
V biase V biase	€0.71	0-5938 V
V. (offeet)	0.5 V	0.55V
Av	26 dB	26.01 18
P.D.	< 5 mw	0.0293 mw


Magic Layouts:


1. Current Mirror:






2. Cascode Amplifier:







Conclusion:

- The target specifications were obtained for both the 180nm and 22nm technologies.
- A gain of near about 26db was obtained in both the cases.
- DC offset value was chosen such that to obtain the desired expectations.
- Unity gain bandwidth greater than 500kHz was achieved both the cases.
- The frequency pole was taken to be 2MHz in both the cases.
- Gain was affected by the input frequency as well.