
comp Denign Notes # RTL-Register Transfer Logie - used to degine logie of the chip components. The design can be done only after logic is quidised. Logic forming comes under domain of Computer Architecture. RTL is coded using Venlag - translates logic to simple syntactical statements RTL is veryied by checking edge cases: After Venlog code is written, there are two ways to preced: hand drown circuit, and synthesis based circuits. 80 - 90% of chips are designed using signitheris (currently) Hand drawn our designs are better in most cases, espendly when there is structure to the chip However, they are time comming ! as AREA, POWER, TIMING, NOISE etc: Chip is divided into CLUSTERS, and clusters are livided into FUB's Ceach FUB usually is designed by a separate team



ENLARGO LOWER SURFACE components ( units : ATAM HATTINE The logic of how current stroud flow through the chip is provided by the library team. The placement of the dip is optimized taking into account this Library teams group logic into units and provide those units to the placement teams. These units are placed in such a way that wiring between fluen can be done with the least strain i.e. faking into august were paste length, congestion etc. write was can be ananged in X, Y ma Z. Z (metal) BE Z-AXIS, IS ONLY when different axes were are used: USED WHEN NON ADECANT UNITS NEED TO TALK. y-axis Z - mxis

